Blame SOURCES/1181670-mpo-7.3.0-libpaf-dsc.3-libpaf-ebb.3.patch

1bb262
From 489df948529168392fcf990c68724c03fb9164f2 Mon Sep 17 00:00:00 2001
1bb262
From: =?UTF-8?q?Nikola=20Forr=C3=B3?= <nforro@redhat.com>
1bb262
Date: Tue, 28 Jun 2016 11:10:13 +0200
1bb262
Subject: [PATCH 02/17] libpaf-dsc.3, libpaf-ebb.3: fix formatting and examples
1bb262
1bb262
---
1bb262
 paflib/man3/libpaf-dsc.3 | 18 ++++++------------
1bb262
 paflib/man3/libpaf-ebb.3 |  4 ++--
1bb262
 2 files changed, 8 insertions(+), 14 deletions(-)
1bb262
1bb262
diff --git a/paflib/man3/libpaf-dsc.3 b/paflib/man3/libpaf-dsc.3
1bb262
index 201441f..e1c4ae4 100644
1bb262
--- a/paflib/man3/libpaf-dsc.3
1bb262
+++ b/paflib/man3/libpaf-dsc.3
1bb262
@@ -52,47 +52,40 @@ available on Power Architecture. This register follows the layout specified in
1bb262
 the corresponding Power ISA, with the following defined flags.
1bb262
 
1bb262
 These are features supported by Power ISA 2.05:
1bb262
-.TP
1bb262
+.LP
1bb262
 .IP \[bu] 2
1bb262
 .BR DSCR_SSE
1bb262
 Store Stream Enable.
1bb262
 
1bb262
-.PP
1bb262
+.LP
1bb262
 These features were added on Power ISA 2.06:
1bb262
-.TP
1bb262
 .IP \[bu] 2
1bb262
 .BR DSCR_SNSE
1bb262
 Stride-N Stream Enable.
1bb262
-.PP
1bb262
+
1bb262
+.LP
1bb262
 These features were added on Power ISA 2.06+:
1bb262
-.TP
1bb262
 .IP \[bu] 2
1bb262
 .BR DSCR_LSD
1bb262
 Load Stream Disable.
1bb262
 
1bb262
-.PP
1bb262
+.LP
1bb262
 These are supported only on Power ISA 2.07:
1bb262
-.TP
1bb262
 .IP \[bu] 2
1bb262
 .BR DSCR_HWUE
1bb262
 Hardware Unit count Enable.
1bb262
-.TP
1bb262
 .IP \[bu] 2
1bb262
 .BR DSCR_SWUE
1bb262
 Software Unit count Enable.
1bb262
-.TP
1bb262
 .IP \[bu]
1bb262
 .BR DSCR_LTE
1bb262
 Load Transient Enable.
1bb262
-.TP
1bb262
 .IP \[bu]
1bb262
 .BR DSCR_STE
1bb262
 Software Transient Enable.
1bb262
-.TP
1bb262
 .IP \[bu]
1bb262
 .BR DSCR_HTE
1bb262
 Hardware Transient Enable.
1bb262
-.TP
1bb262
 .IP \[bu]
1bb262
 .BR DSCR_SWTE
1bb262
 Software Transient Enable. 
1bb262
@@ -201,6 +194,7 @@ if the system does not support DSCR facility.
1bb262
 .nf
1bb262
 #include <inttypes.h>
1bb262
 #include <paf/dsc.h>
1bb262
+#include <assert.h>
1bb262
 
1bb262
 int main(void)
1bb262
 {
1bb262
diff --git a/paflib/man3/libpaf-ebb.3 b/paflib/man3/libpaf-ebb.3
1bb262
index eb6cd2e..87460a6 100644
1bb262
--- a/paflib/man3/libpaf-ebb.3
1bb262
+++ b/paflib/man3/libpaf-ebb.3
1bb262
@@ -200,7 +200,7 @@ void do_work (void)
1bb262
     }
1bb262
 }
1bb262
 
1bb262
-int _do_ebb(void)
1bb262
+int do_ebb(void)
1bb262
 {
1bb262
   ebbhandler_t handler;
1bb262
   ebb_handler_triggered = 0;
1bb262
@@ -223,7 +223,7 @@ int _do_ebb(void)
1bb262
 
1bb262
   paf_ebb_disable_branches ();
1bb262
 
1bb262
-  printf ("Done; %d EBB interrupts handled\n", ebb_handler_triggered);
1bb262
+  printf ("Done; %d EBB interrupts handled\\n", ebb_handler_triggered);
1bb262
 
1bb262
   close (ebb_fd);
1bb262
 
1bb262
-- 
1bb262
2.7.4
1bb262