|
 |
81fcc1 |
commit ae8c6de01417023e78763de145b1c0e6ddd87277
|
|
|
81fcc1 |
Author: Carl Love <cel@us.ibm.com>
|
|
|
81fcc1 |
Date: Wed Oct 20 20:40:13 2021 +0000
|
|
|
81fcc1 |
|
|
|
81fcc1 |
Fix for the prefixed stq instruction in PC relative mode.
|
|
|
81fcc1 |
|
|
|
81fcc1 |
The pstq instruction for R=1, was not using the correct effective address.
|
|
|
81fcc1 |
The EA_hi and EA_lo should have been based on the value of EA as calculated
|
|
|
81fcc1 |
by the function calculate_prefix_EA. Unfortuanely, the EA_hi and EA_lo
|
|
|
81fcc1 |
addresses were still using the previous code (not PC relative) to calculate
|
|
|
81fcc1 |
the address from the contants of RA plus the offset.
|
|
|
81fcc1 |
|
|
|
81fcc1 |
diff --git a/VEX/priv/guest_ppc_toIR.c b/VEX/priv/guest_ppc_toIR.c
|
|
|
81fcc1 |
index 8afd77490..543fa9574 100644
|
|
|
81fcc1 |
--- a/VEX/priv/guest_ppc_toIR.c
|
|
|
81fcc1 |
+++ b/VEX/priv/guest_ppc_toIR.c
|
|
|
81fcc1 |
@@ -9838,23 +9838,24 @@ static Bool dis_int_store_ds_prefix ( UInt prefix,
|
|
|
81fcc1 |
if (host_endness == VexEndnessBE) {
|
|
|
81fcc1 |
|
|
|
81fcc1 |
/* upper 64-bits */
|
|
|
81fcc1 |
- assign( EA_hi, ea_rAor0_simm( rA_addr, immediate_val ) );
|
|
|
81fcc1 |
+ assign( EA_hi, mkexpr(EA));
|
|
|
81fcc1 |
|
|
|
81fcc1 |
/* lower 64-bits */
|
|
|
81fcc1 |
- assign( EA_lo, ea_rAor0_simm( rA_addr, immediate_val+8 ) );
|
|
|
81fcc1 |
+ assign( EA_lo, binop(Iop_Add64, mkexpr(EA), mkU64(8)));
|
|
|
81fcc1 |
+
|
|
|
81fcc1 |
} else {
|
|
|
81fcc1 |
/* upper 64-bits */
|
|
|
81fcc1 |
- assign( EA_hi, ea_rAor0_simm( rA_addr, immediate_val+8 ) );
|
|
|
81fcc1 |
+ assign( EA_hi, binop(Iop_Add64, mkexpr(EA), mkU64(8)));
|
|
|
81fcc1 |
|
|
|
81fcc1 |
/* lower 64-bits */
|
|
|
81fcc1 |
- assign( EA_lo, ea_rAor0_simm( rA_addr, immediate_val ) );
|
|
|
81fcc1 |
+ assign( EA_lo, mkexpr(EA));
|
|
|
81fcc1 |
}
|
|
|
81fcc1 |
} else {
|
|
|
81fcc1 |
/* upper half of upper 64-bits */
|
|
|
81fcc1 |
- assign( EA_hi, ea_rAor0_simm( rA_addr, immediate_val+4 ) );
|
|
|
81fcc1 |
+ assign( EA_hi, binop(Iop_Add32, mkexpr(EA), mkU32(4)));
|
|
|
81fcc1 |
|
|
|
81fcc1 |
/* lower half of upper 64-bits */
|
|
|
81fcc1 |
- assign( EA_lo, ea_rAor0_simm( rA_addr, immediate_val+12 ) );
|
|
|
81fcc1 |
+ assign( EA_lo, binop(Iop_Add32, mkexpr(EA), mkU32(12)));
|
|
|
81fcc1 |
}
|
|
|
81fcc1 |
|
|
|
81fcc1 |
/* Note, the store order for stq instruction is the same for BE
|