Blame SOURCES/valgrind-3.14.0-ppc64-unaligned-vecs.patch

7a6b42
commit 321771ee63740333ad355244e0764295218843b8
7a6b42
Author: Mark Wielaard <mark@klomp.org>
7a6b42
Date:   Sun Dec 9 14:26:39 2018 +0100
7a6b42
7a6b42
    memcheck: Allow unaligned loads of 128bit vectors on ppc64[le].
7a6b42
    
7a6b42
    On powerpc partial unaligned loads of vectors from partially invalid
7a6b42
    addresses are OK and could be generated by our translation of lxvd2x.
7a6b42
    
7a6b42
    Adjust partial_load memcheck tests to allow partial loads of 16 byte
7a6b42
    vectors on powerpc64.
7a6b42
    
7a6b42
    Part of resolving bug #386945.
7a6b42
7a6b42
diff --git a/memcheck/mc_main.c b/memcheck/mc_main.c
7a6b42
index 737f79d..101916b 100644
7a6b42
--- a/memcheck/mc_main.c
7a6b42
+++ b/memcheck/mc_main.c
7a6b42
@@ -1354,6 +1354,9 @@ void mc_LOADV_128_or_256_slow ( /*OUT*/ULong* res,
7a6b42
    tl_assert(szB == 16); // s390 doesn't have > 128 bit SIMD
7a6b42
    /* OK if all loaded bytes are from the same page. */
7a6b42
    Bool alignedOK = ((a & 0xfff) <= 0x1000 - szB);
7a6b42
+#  elif defined(VGA_ppc64be) || defined(VGA_ppc64le)
7a6b42
+   /* lxvd2x might generate an unaligned 128 bit vector load.  */
7a6b42
+   Bool alignedOK = (szB == 16);
7a6b42
 #  else
7a6b42
    /* OK if the address is aligned by the load size. */
7a6b42
    Bool alignedOK = (0 == (a & (szB - 1)));