55640e
From a00692315686c7bc061010aa215bcb381181758f Mon Sep 17 00:00:00 2001
55640e
From: Douglas Gilbert <dgilbert@interlog.com>
55640e
Date: Wed, 10 Oct 2018 06:50:03 +0000
55640e
Subject: [PATCH] sg_ses: bug: --page= being overridden when --control and
55640e
 --data= also given; fix; sg_opcodes: expand MLU (18-102r0)
55640e
55640e
git-svn-id: https://svn.bingwo.ca/repos/sg3_utils/trunk@793 6180dd3e-e324-4e3e-922d-17de1ae2f315
55640e
55640e
diff --git a/src/sg_ses.c b/src/sg_ses.c
55640e
index abb1feac..0cce8bd1 100644
55640e
--- a/src/sg_ses.c
55640e
+++ b/src/sg_ses.c
55640e
@@ -70,7 +70,7 @@ static const char * version_str = "2.43 20180810";    /* ses4r02 */
55640e
 #define ELEM_DESC_DPC 0x7
55640e
 #define SHORT_ENC_STATUS_DPC 0x8
55640e
 #define ENC_BUSY_DPC 0x9
55640e
-#define ADD_ELEM_STATUS_DPC 0xa
55640e
+#define ADD_ELEM_STATUS_DPC 0xa /* Additional Element Status dpage code */
55640e
 #define SUBENC_HELP_TEXT_DPC 0xb
55640e
 #define SUBENC_STRING_DPC 0xc
55640e
 #define SUPPORTED_SES_DPC 0xd   /* should be 0x1 <= dpc <= 0x2f */
55640e
@@ -108,6 +108,7 @@ static const char * version_str = "2.43 20180810";    /* ses4r02 */
55640e
 #define SAS_CONNECTOR_ETC 0x19
55640e
 #define LAST_ETC SAS_CONNECTOR_ETC      /* adjust as necessary */
55640e
 
55640e
+#define TPROTO_PCIE_PS_NVME 1   /* NVMe regarded as subset of PCIe */
55640e
 #define NUM_ETC (LAST_ETC + 1)
55640e
 
55640e
 #define DEF_CLEAR_VAL 0
55640e
@@ -1378,7 +1379,8 @@ parse_cmd_line(struct opts_t *op, int argc, char *argv[])
55640e
             return SG_LIB_SYNTAX_ERROR;
55640e
         }
55640e
         op->do_raw = 0;
55640e
-        if (op->arr_len > 3) {
55640e
+	/* struct data_in_desc_t stuff does not apply when --control */
55640e
+        if (op->do_status && (op->arr_len > 3)) {
55640e
             int off;
55640e
             int pc = 0;
55640e
             const uint8_t * bp = op->data_arr + DATA_IN_OFF;
55640e
@@ -3476,9 +3478,9 @@ additional_elem_helper(const char * pad, const uint8_t * ae_bp,
55640e
         if (len < 6)
55640e
             break;
55640e
         pcie_pt = (ae_bp[5] >> 5) & 0x7;
55640e
-        if (1 == pcie_pt)
55640e
+        if (TPROTO_PCIE_PS_NVME == pcie_pt)
55640e
             printf("%sPCIe protocol type: NVMe\n", pad);
55640e
-        else {
55640e
+        else {  /* no others currently defined */
55640e
             printf("%sTransport protocol: PCIe subprotocol=0x%x not "
55640e
                    "decoded\n", pad, pcie_pt);
55640e
             if (op->verbose)
55640e
@@ -3490,7 +3492,7 @@ additional_elem_helper(const char * pad, const uint8_t * ae_bp,
55640e
                ae_bp[5] & 1);
55640e
         printf(", device slot number: %d\n", ae_bp[7]);
55640e
 
55640e
-        pcie_vid = sg_get_unaligned_le16(ae_bp + 10);
55640e
+        pcie_vid = sg_get_unaligned_le16(ae_bp + 10);   /* N.B. LE */
55640e
         printf("%sPCIe vendor id: 0x%" PRIx16 "%s\n", pad, pcie_vid,
55640e
                (0xffff == pcie_vid) ? " (not reported)" : "");
55640e
         printf("%sserial number: %.20s\n", pad, ae_bp + 12);
55640e
@@ -3505,14 +3507,14 @@ additional_elem_helper(const char * pad, const uint8_t * ae_bp,
55640e
                    (int)psn_valid, (int)bdf_valid, (int)cid_valid);
55640e
             if (cid_valid)      /* N.B. little endian */
55640e
                 printf("%s  controller id: 0x%" PRIx16 "\n", pad,
55640e
-                       sg_get_unaligned_le16(aep + 1));
55640e
+                       sg_get_unaligned_le16(aep + 1)); /* N.B. LEndian */
55640e
             if (bdf_valid)
55640e
                 printf("%s  bus number: 0x%x, device number: 0x%x, "
55640e
                        "function number: 0x%x\n", pad, aep[4],
55640e
                        (aep[5] >> 3) & 0x1f, 0x7 & aep[5]);
55640e
             if (psn_valid)      /* little endian, top 3 bits assumed zero */
55640e
                 printf("%s  physical slot number: 0x%" PRIx16 "\n", pad,
55640e
-                       0x1fff & sg_get_unaligned_le16(aep + 6));
55640e
+                       0x1fff & sg_get_unaligned_le16(aep + 6)); /* N.B. LE */
55640e
         }
55640e
         break;
55640e
     default:
55640e
@@ -3524,7 +3526,7 @@ additional_elem_helper(const char * pad, const uint8_t * ae_bp,
55640e
     }
55640e
 }
55640e
 
55640e
-/* ADD_ELEM_STATUS_DPC [0xa]
55640e
+/* ADD_ELEM_STATUS_DPC [0xa] Additional Element Status dpage
55640e
  * Previously called "Device element status descriptor". Changed "device"
55640e
  * to "additional" to allow for SAS expander and SATA devices */
55640e
 static void
55640e
@@ -5704,7 +5706,7 @@ main(int argc, char * argv[])
55640e
             uint16_t oacs;
55640e
 
55640e
             nvmsr = enc_stat_rsp[253];
55640e
-            oacs = sg_get_unaligned_le16(enc_stat_rsp + 256);
55640e
+            oacs = sg_get_unaligned_le16(enc_stat_rsp + 256);   /* N.B. LE */
55640e
             if (vb > 3)
55640e
                 pr2serr("NVMe Identify ctl response: nvmsr=%u, oacs=0x%x\n",
55640e
                         nvmsr, oacs);