Blame SOURCES/0045-rasdaemon-add-support-for-Broadwell.patch

a0ebc9
From a9810094cf838e03102f95333db7ddfe810ccabd Mon Sep 17 00:00:00 2001
a0ebc9
From: Aristeu Rozanski <arozansk@redhat.com>
a0ebc9
Date: Mon, 18 May 2015 14:19:32 -0300
a0ebc9
Subject: [PATCH 05/13] rasdaemon: add support for Broadwell
a0ebc9
a0ebc9
Only basic support for now.
a0ebc9
a0ebc9
Based on mcelog code.
a0ebc9
a0ebc9
Signed-off-by: Aristeu Rozanski <arozansk@redhat.com>
a0ebc9
Signed-off-by: Mauro Carvalho Chehab <mchehab@osg.samsung.com>
a0ebc9
---
a0ebc9
 ras-mce-handler.c | 3 +++
a0ebc9
 ras-mce-handler.h | 1 +
a0ebc9
 2 files changed, 4 insertions(+)
a0ebc9
a0ebc9
diff --git a/ras-mce-handler.c b/ras-mce-handler.c
a0ebc9
index 07e298f..e059b92 100644
a0ebc9
--- a/ras-mce-handler.c
a0ebc9
+++ b/ras-mce-handler.c
a0ebc9
@@ -49,6 +49,7 @@ static char *cputype_name[] = {
a0ebc9
 	[CPU_IVY_BRIDGE_EPEX] = "Ivy Bridge EP/EX",	/* Fill in better name */
a0ebc9
 	[CPU_HASWELL] = "Haswell",
a0ebc9
 	[CPU_HASWELL_EPEX] = "Intel Xeon v3 (Haswell) EP/EX",
a0ebc9
+	[CPU_BROADWELL] = "Broadwell",
a0ebc9
 };
a0ebc9
 
a0ebc9
 static enum cputype select_intel_cputype(struct ras_events *ras)
a0ebc9
@@ -88,6 +89,8 @@ static enum cputype select_intel_cputype(struct ras_events *ras)
a0ebc9
 			return CPU_HASWELL;
a0ebc9
 		else if (mce->model == 0x3f)
a0ebc9
 			return CPU_HASWELL_EPEX;
a0ebc9
+		else if (mce->model == 0x3d)
a0ebc9
+			return CPU_BROADWELL;
a0ebc9
 
a0ebc9
 		if (mce->model > 0x1a) {
a0ebc9
 			log(ALL, LOG_INFO,
a0ebc9
diff --git a/ras-mce-handler.h b/ras-mce-handler.h
a0ebc9
index b8b3d4f..ba01f55 100644
a0ebc9
--- a/ras-mce-handler.h
a0ebc9
+++ b/ras-mce-handler.h
a0ebc9
@@ -44,6 +44,7 @@ enum cputype {
a0ebc9
 	CPU_IVY_BRIDGE_EPEX,
a0ebc9
 	CPU_HASWELL,
a0ebc9
 	CPU_HASWELL_EPEX,
a0ebc9
+	CPU_BROADWELL,
a0ebc9
 };
a0ebc9
 
a0ebc9
 struct mce_event {
a0ebc9
-- 
a0ebc9
1.8.3.1
a0ebc9