|
 |
1be5c7 |
From 098d6a965ada02f5897b73f0489413a050a176bb Mon Sep 17 00:00:00 2001
|
|
|
1be5c7 |
From: Jing Liu <jing2.liu@intel.com>
|
|
|
1be5c7 |
Date: Wed, 16 Feb 2022 22:04:30 -0800
|
|
|
1be5c7 |
Subject: [PATCH 08/24] x86: Add XFD faulting bit for state components
|
|
|
1be5c7 |
|
|
|
1be5c7 |
RH-Author: Paul Lai <plai@redhat.com>
|
|
|
1be5c7 |
RH-MergeRequest: 176: Enable KVM AMX support
|
|
|
1be5c7 |
RH-Commit: [8/13] 0b1b46c5d075655ab94bc79e042b187c5dc55551
|
|
|
1be5c7 |
RH-Bugzilla: 1916415
|
|
|
1be5c7 |
RH-Acked-by: Cornelia Huck <cohuck@redhat.com>
|
|
|
1be5c7 |
RH-Acked-by: Igor Mammedov <imammedo@redhat.com>
|
|
|
1be5c7 |
RH-Acked-by: Paolo Bonzini <pbonzini@redhat.com>
|
|
|
1be5c7 |
|
|
|
1be5c7 |
Intel introduces XFD faulting mechanism for extended
|
|
|
1be5c7 |
XSAVE features to dynamically enable the features in
|
|
|
1be5c7 |
runtime. If CPUID (EAX=0Dh, ECX=n, n>1).ECX[2] is set
|
|
|
1be5c7 |
as 1, it indicates support for XFD faulting of this
|
|
|
1be5c7 |
state component.
|
|
|
1be5c7 |
|
|
|
1be5c7 |
Signed-off-by: Jing Liu <jing2.liu@intel.com>
|
|
|
1be5c7 |
Signed-off-by: Yang Zhong <yang.zhong@intel.com>
|
|
|
1be5c7 |
Message-Id: <20220217060434.52460-5-yang.zhong@intel.com>
|
|
|
1be5c7 |
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
|
|
|
1be5c7 |
(cherry picked from commit 0f17f6b30f3b051f0f96ccc98c9f7f395713699f)
|
|
|
1be5c7 |
Signed-off-by: Paul Lai <plai@redhat.com>
|
|
|
1be5c7 |
---
|
|
|
1be5c7 |
target/i386/cpu.c | 3 ++-
|
|
|
1be5c7 |
target/i386/cpu.h | 2 ++
|
|
|
1be5c7 |
2 files changed, 4 insertions(+), 1 deletion(-)
|
|
|
1be5c7 |
|
|
|
1be5c7 |
diff --git a/target/i386/cpu.c b/target/i386/cpu.c
|
|
|
1be5c7 |
index c19b51ea32..cd27c0eb81 100644
|
|
|
1be5c7 |
--- a/target/i386/cpu.c
|
|
|
1be5c7 |
+++ b/target/i386/cpu.c
|
|
|
1be5c7 |
@@ -5503,7 +5503,8 @@ void cpu_x86_cpuid(CPUX86State *env, uint32_t index, uint32_t count,
|
|
|
1be5c7 |
const ExtSaveArea *esa = &x86_ext_save_areas[count];
|
|
|
1be5c7 |
*eax = esa->size;
|
|
|
1be5c7 |
*ebx = esa->offset;
|
|
|
1be5c7 |
- *ecx = esa->ecx & ESA_FEATURE_ALIGN64_MASK;
|
|
|
1be5c7 |
+ *ecx = esa->ecx &
|
|
|
1be5c7 |
+ (ESA_FEATURE_ALIGN64_MASK | ESA_FEATURE_XFD_MASK);
|
|
|
1be5c7 |
}
|
|
|
1be5c7 |
}
|
|
|
1be5c7 |
break;
|
|
|
1be5c7 |
diff --git a/target/i386/cpu.h b/target/i386/cpu.h
|
|
|
1be5c7 |
index 58676390e6..f2bdef9c26 100644
|
|
|
1be5c7 |
--- a/target/i386/cpu.h
|
|
|
1be5c7 |
+++ b/target/i386/cpu.h
|
|
|
1be5c7 |
@@ -555,8 +555,10 @@ typedef enum X86Seg {
|
|
|
1be5c7 |
#define XSTATE_DYNAMIC_MASK (XSTATE_XTILE_DATA_MASK)
|
|
|
1be5c7 |
|
|
|
1be5c7 |
#define ESA_FEATURE_ALIGN64_BIT 1
|
|
|
1be5c7 |
+#define ESA_FEATURE_XFD_BIT 2
|
|
|
1be5c7 |
|
|
|
1be5c7 |
#define ESA_FEATURE_ALIGN64_MASK (1U << ESA_FEATURE_ALIGN64_BIT)
|
|
|
1be5c7 |
+#define ESA_FEATURE_XFD_MASK (1U << ESA_FEATURE_XFD_BIT)
|
|
|
1be5c7 |
|
|
|
1be5c7 |
|
|
|
1be5c7 |
/* CPUID feature words */
|
|
|
1be5c7 |
--
|
|
|
1be5c7 |
2.35.3
|
|
|
1be5c7 |
|