|
 |
4a2fec |
From f0fac2e6c70510f7a5c5c572831b1a851a29fc07 Mon Sep 17 00:00:00 2001
|
|
|
4a2fec |
From: Paolo Bonzini <pbonzini@redhat.com>
|
|
|
4a2fec |
Date: Wed, 13 Dec 2017 15:47:36 -0200
|
|
|
4a2fec |
Subject: [PATCH 1/3] target-i386: add support for SPEC_CTRL MSR
|
|
|
4a2fec |
|
|
|
4a2fec |
RH-Author: Eduardo Habkost <ehabkost@redhat.com>
|
|
|
4a2fec |
Message-id: <20171213174738.20852-2-ehabkost@redhat.com>
|
|
|
4a2fec |
Patchwork-id: n/a
|
|
|
4a2fec |
O-Subject: [CONFIDENTIAL][RHEL-7.5 qemu-kvm-rhev PATCH v2 1/3] target-i386: cpu:
|
|
|
4a2fec |
add new CPUID bits for indirect branch predictor restrictions
|
|
|
4a2fec |
Bugzilla: CVE-2017-5715
|
|
|
4a2fec |
RH-Acked-by: Paolo Bonzini <pbonzini@redhat.com>
|
|
|
4a2fec |
RH-Acked-by: Miroslav Rezanina <mrezanin@redhat.com>
|
|
|
4a2fec |
|
|
|
4a2fec |
Signed-off-by: Miroslav Rezanina <mrezanin@redhat.com>
|
|
|
4a2fec |
---
|
|
|
4a2fec |
target/i386/cpu.h | 3 +++
|
|
|
4a2fec |
target/i386/kvm.c | 14 ++++++++++++++
|
|
|
4a2fec |
target/i386/machine.c | 20 ++++++++++++++++++++
|
|
|
4a2fec |
3 files changed, 37 insertions(+)
|
|
|
4a2fec |
|
|
|
4a2fec |
diff --git a/target/i386/cpu.h b/target/i386/cpu.h
|
|
|
4a2fec |
index fd73888..4dfb859 100644
|
|
|
4a2fec |
--- a/target/i386/cpu.h
|
|
|
4a2fec |
+++ b/target/i386/cpu.h
|
|
|
4a2fec |
@@ -335,6 +335,7 @@
|
|
|
4a2fec |
#define MSR_IA32_APICBASE_BASE (0xfffffU<<12)
|
|
|
4a2fec |
#define MSR_IA32_FEATURE_CONTROL 0x0000003a
|
|
|
4a2fec |
#define MSR_TSC_ADJUST 0x0000003b
|
|
|
4a2fec |
+#define MSR_IA32_SPEC_CTRL 0x48
|
|
|
4a2fec |
#define MSR_IA32_TSCDEADLINE 0x6e0
|
|
|
4a2fec |
|
|
|
4a2fec |
#define FEATURE_CONTROL_LOCKED (1<<0)
|
|
|
4a2fec |
@@ -1082,6 +1083,8 @@ typedef struct CPUX86State {
|
|
|
4a2fec |
|
|
|
4a2fec |
uint32_t pkru;
|
|
|
4a2fec |
|
|
|
4a2fec |
+ uint64_t spec_ctrl;
|
|
|
4a2fec |
+
|
|
|
4a2fec |
/* End of state preserved by INIT (dummy marker). */
|
|
|
4a2fec |
struct {} end_init_save;
|
|
|
4a2fec |
|
|
|
4a2fec |
diff --git a/target/i386/kvm.c b/target/i386/kvm.c
|
|
|
4a2fec |
index ee4e91f..3f59629 100644
|
|
|
4a2fec |
--- a/target/i386/kvm.c
|
|
|
4a2fec |
+++ b/target/i386/kvm.c
|
|
|
4a2fec |
@@ -91,6 +91,7 @@ static bool has_msr_hv_synic;
|
|
|
4a2fec |
static bool has_msr_hv_stimer;
|
|
|
4a2fec |
static bool has_msr_hv_frequencies;
|
|
|
4a2fec |
static bool has_msr_xss;
|
|
|
4a2fec |
+static bool has_msr_spec_ctrl;
|
|
|
4a2fec |
|
|
|
4a2fec |
static bool has_msr_architectural_pmu;
|
|
|
4a2fec |
static uint32_t num_architectural_pmu_counters;
|
|
|
4a2fec |
@@ -1145,6 +1146,9 @@ static int kvm_get_supported_msrs(KVMState *s)
|
|
|
4a2fec |
case HV_X64_MSR_TSC_FREQUENCY:
|
|
|
4a2fec |
has_msr_hv_frequencies = true;
|
|
|
4a2fec |
break;
|
|
|
4a2fec |
+ case MSR_IA32_SPEC_CTRL:
|
|
|
4a2fec |
+ has_msr_spec_ctrl = true;
|
|
|
4a2fec |
+ break;
|
|
|
4a2fec |
}
|
|
|
4a2fec |
}
|
|
|
4a2fec |
}
|
|
|
4a2fec |
@@ -1627,6 +1631,9 @@ static int kvm_put_msrs(X86CPU *cpu, int level)
|
|
|
4a2fec |
if (has_msr_xss) {
|
|
|
4a2fec |
kvm_msr_entry_add(cpu, MSR_IA32_XSS, env->xss);
|
|
|
4a2fec |
}
|
|
|
4a2fec |
+ if (has_msr_spec_ctrl) {
|
|
|
4a2fec |
+ kvm_msr_entry_add(cpu, MSR_IA32_SPEC_CTRL, env->spec_ctrl);
|
|
|
4a2fec |
+ }
|
|
|
4a2fec |
#ifdef TARGET_X86_64
|
|
|
4a2fec |
if (lm_capable_kernel) {
|
|
|
4a2fec |
kvm_msr_entry_add(cpu, MSR_CSTAR, env->cstar);
|
|
|
4a2fec |
@@ -1635,6 +1642,7 @@ static int kvm_put_msrs(X86CPU *cpu, int level)
|
|
|
4a2fec |
kvm_msr_entry_add(cpu, MSR_LSTAR, env->lstar);
|
|
|
4a2fec |
}
|
|
|
4a2fec |
#endif
|
|
|
4a2fec |
+
|
|
|
4a2fec |
/*
|
|
|
4a2fec |
* The following MSRs have side effects on the guest or are too heavy
|
|
|
4a2fec |
* for normal writeback. Limit them to reset or full state updates.
|
|
|
4a2fec |
@@ -2000,6 +2008,9 @@ static int kvm_get_msrs(X86CPU *cpu)
|
|
|
4a2fec |
if (has_msr_xss) {
|
|
|
4a2fec |
kvm_msr_entry_add(cpu, MSR_IA32_XSS, 0);
|
|
|
4a2fec |
}
|
|
|
4a2fec |
+ if (has_msr_spec_ctrl) {
|
|
|
4a2fec |
+ kvm_msr_entry_add(cpu, MSR_IA32_SPEC_CTRL, 0);
|
|
|
4a2fec |
+ }
|
|
|
4a2fec |
|
|
|
4a2fec |
|
|
|
4a2fec |
if (!env->tsc_valid) {
|
|
|
4a2fec |
@@ -2349,6 +2360,9 @@ static int kvm_get_msrs(X86CPU *cpu)
|
|
|
4a2fec |
env->mtrr_var[MSR_MTRRphysIndex(index)].base = msrs[i].data;
|
|
|
4a2fec |
}
|
|
|
4a2fec |
break;
|
|
|
4a2fec |
+ case MSR_IA32_SPEC_CTRL:
|
|
|
4a2fec |
+ env->spec_ctrl = msrs[i].data;
|
|
|
4a2fec |
+ break;
|
|
|
4a2fec |
}
|
|
|
4a2fec |
}
|
|
|
4a2fec |
|
|
|
4a2fec |
diff --git a/target/i386/machine.c b/target/i386/machine.c
|
|
|
4a2fec |
index 6156626..0212270 100644
|
|
|
4a2fec |
--- a/target/i386/machine.c
|
|
|
4a2fec |
+++ b/target/i386/machine.c
|
|
|
4a2fec |
@@ -838,6 +838,25 @@ static const VMStateDescription vmstate_xsave ={
|
|
|
4a2fec |
}
|
|
|
4a2fec |
};
|
|
|
4a2fec |
|
|
|
4a2fec |
+static bool spec_ctrl_needed(void *opaque)
|
|
|
4a2fec |
+{
|
|
|
4a2fec |
+ X86CPU *cpu = opaque;
|
|
|
4a2fec |
+ CPUX86State *env = &cpu->env;
|
|
|
4a2fec |
+
|
|
|
4a2fec |
+ return env->spec_ctrl != 0;
|
|
|
4a2fec |
+}
|
|
|
4a2fec |
+
|
|
|
4a2fec |
+static const VMStateDescription vmstate_spec_ctrl = {
|
|
|
4a2fec |
+ .name = "cpu/spec_ctrl",
|
|
|
4a2fec |
+ .version_id = 1,
|
|
|
4a2fec |
+ .minimum_version_id = 1,
|
|
|
4a2fec |
+ .needed = spec_ctrl_needed,
|
|
|
4a2fec |
+ .fields = (VMStateField[]){
|
|
|
4a2fec |
+ VMSTATE_UINT64(env.spec_ctrl, X86CPU),
|
|
|
4a2fec |
+ VMSTATE_END_OF_LIST()
|
|
|
4a2fec |
+ }
|
|
|
4a2fec |
+};
|
|
|
4a2fec |
+
|
|
|
4a2fec |
VMStateDescription vmstate_x86_cpu = {
|
|
|
4a2fec |
.name = "cpu",
|
|
|
4a2fec |
.version_id = 12,
|
|
|
4a2fec |
@@ -956,6 +975,7 @@ VMStateDescription vmstate_x86_cpu = {
|
|
|
4a2fec |
#ifdef TARGET_X86_64
|
|
|
4a2fec |
&vmstate_pkru,
|
|
|
4a2fec |
#endif
|
|
|
4a2fec |
+ &vmstate_spec_ctrl,
|
|
|
4a2fec |
&vmstate_mcg_ext_ctl,
|
|
|
4a2fec |
&vmstate_xsave,
|
|
|
4a2fec |
NULL
|
|
|
4a2fec |
--
|
|
|
4a2fec |
1.8.3.1
|
|
|
4a2fec |
|