|
 |
1bdc94 |
From 0636bd2be78ee1df4a6a661e568ef02175f23127 Mon Sep 17 00:00:00 2001
|
|
|
1bdc94 |
From: Eduardo Habkost <ehabkost@redhat.com>
|
|
|
1bdc94 |
Date: Tue, 3 Jul 2018 17:23:48 +0200
|
|
|
1bdc94 |
Subject: [PATCH 03/89] i386: Add cache information in X86CPUDefinition
|
|
|
1bdc94 |
|
|
|
1bdc94 |
RH-Author: Eduardo Habkost <ehabkost@redhat.com>
|
|
|
1bdc94 |
Message-id: <20180703172356.21038-3-ehabkost@redhat.com>
|
|
|
1bdc94 |
Patchwork-id: 81211
|
|
|
1bdc94 |
O-Subject: [RHEL-7.6 qemu-kvm-rhev PATCH v3 02/10] i386: Add cache information in X86CPUDefinition
|
|
|
1bdc94 |
Bugzilla: 1481253
|
|
|
1bdc94 |
RH-Acked-by: Laurent Vivier <lvivier@redhat.com>
|
|
|
1bdc94 |
RH-Acked-by: Igor Mammedov <imammedo@redhat.com>
|
|
|
1bdc94 |
RH-Acked-by: Miroslav Rezanina <mrezanin@redhat.com>
|
|
|
1bdc94 |
|
|
|
1bdc94 |
From: Babu Moger <babu.moger@amd.com>
|
|
|
1bdc94 |
|
|
|
1bdc94 |
Add cache information in X86CPUDefinition and CPUX86State.
|
|
|
1bdc94 |
|
|
|
1bdc94 |
Signed-off-by: Babu Moger <babu.moger@amd.com>
|
|
|
1bdc94 |
Tested-by: Geoffrey McRae <geoff@hostfission.com>
|
|
|
1bdc94 |
Reviewed-by: Eduardo Habkost <ehabkost@redhat.com>
|
|
|
1bdc94 |
Message-Id: <20180510204148.11687-3-babu.moger@amd.com>
|
|
|
1bdc94 |
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
|
|
|
1bdc94 |
(cherry picked from commit 6aaeb05492ef668f415324f43e7d875c0f1e90b3)
|
|
|
1bdc94 |
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
|
|
|
1bdc94 |
Signed-off-by: Miroslav Rezanina <mrezanin@redhat.com>
|
|
|
1bdc94 |
---
|
|
|
1bdc94 |
target/i386/cpu.c | 1 +
|
|
|
1bdc94 |
target/i386/cpu.h | 7 +++++++
|
|
|
1bdc94 |
2 files changed, 8 insertions(+)
|
|
|
1bdc94 |
|
|
|
1bdc94 |
diff --git a/target/i386/cpu.c b/target/i386/cpu.c
|
|
|
1bdc94 |
index 9a5a164..7e81e08 100644
|
|
|
1bdc94 |
--- a/target/i386/cpu.c
|
|
|
1bdc94 |
+++ b/target/i386/cpu.c
|
|
|
1bdc94 |
@@ -1105,6 +1105,7 @@ struct X86CPUDefinition {
|
|
|
1bdc94 |
int stepping;
|
|
|
1bdc94 |
FeatureWordArray features;
|
|
|
1bdc94 |
const char *model_id;
|
|
|
1bdc94 |
+ CPUCaches *cache_info;
|
|
|
1bdc94 |
};
|
|
|
1bdc94 |
|
|
|
1bdc94 |
static X86CPUDefinition builtin_x86_defs[] = {
|
|
|
1bdc94 |
diff --git a/target/i386/cpu.h b/target/i386/cpu.h
|
|
|
1bdc94 |
index a0e4eeb..912aa34 100644
|
|
|
1bdc94 |
--- a/target/i386/cpu.h
|
|
|
1bdc94 |
+++ b/target/i386/cpu.h
|
|
|
1bdc94 |
@@ -1098,6 +1098,12 @@ typedef struct CPUCacheInfo {
|
|
|
1bdc94 |
} CPUCacheInfo;
|
|
|
1bdc94 |
|
|
|
1bdc94 |
|
|
|
1bdc94 |
+typedef struct CPUCaches {
|
|
|
1bdc94 |
+ CPUCacheInfo l1d_cache;
|
|
|
1bdc94 |
+ CPUCacheInfo l1i_cache;
|
|
|
1bdc94 |
+ CPUCacheInfo l2_cache;
|
|
|
1bdc94 |
+ CPUCacheInfo l3_cache;
|
|
|
1bdc94 |
+} CPUCaches;
|
|
|
1bdc94 |
|
|
|
1bdc94 |
typedef struct CPUX86State {
|
|
|
1bdc94 |
/* standard registers */
|
|
|
1bdc94 |
@@ -1285,6 +1291,7 @@ typedef struct CPUX86State {
|
|
|
1bdc94 |
/* Features that were explicitly enabled/disabled */
|
|
|
1bdc94 |
FeatureWordArray user_features;
|
|
|
1bdc94 |
uint32_t cpuid_model[12];
|
|
|
1bdc94 |
+ CPUCaches *cache_info;
|
|
|
1bdc94 |
|
|
|
1bdc94 |
/* MTRRs */
|
|
|
1bdc94 |
uint64_t mtrr_fixed[11];
|
|
|
1bdc94 |
--
|
|
|
1bdc94 |
1.8.3.1
|
|
|
1bdc94 |
|