Blame SOURCES/nss-softokn-aarch64.patch
|
 |
892bb0 |
diff -up nss/lib/freebl/Makefile.aarch64 nss/lib/freebl/Makefile
|
|
|
892bb0 |
--- nss/lib/freebl/Makefile.aarch64 2020-07-22 12:22:50.983883934 +0200
|
|
|
892bb0 |
+++ nss/lib/freebl/Makefile 2020-07-22 12:23:29.054608879 +0200
|
|
|
892bb0 |
@@ -120,8 +120,20 @@ else
|
|
|
892bb0 |
endif
|
|
|
892bb0 |
endif
|
|
|
892bb0 |
ifeq ($(CPU_ARCH),aarch64)
|
|
|
892bb0 |
- DEFINES += -DUSE_HW_AES
|
|
|
892bb0 |
- EXTRA_SRCS += aes-armv8.c gcm-aarch64.c
|
|
|
892bb0 |
+ ifdef CC_IS_CLANG
|
|
|
892bb0 |
+ DEFINES += -DUSE_HW_AES
|
|
|
892bb0 |
+ EXTRA_SRCS += aes-armv8.c gcm-aarch64.c
|
|
|
892bb0 |
+ else ifeq (1,$(CC_IS_GCC))
|
|
|
892bb0 |
+ # Old compiler doesn't support ARM AES.
|
|
|
892bb0 |
+ ifneq (,$(filter 4.9,$(word 1,$(GCC_VERSION)).$(word 2,$(GCC_VERSION))))
|
|
|
892bb0 |
+ DEFINES += -DUSE_HW_AES
|
|
|
892bb0 |
+ EXTRA_SRCS += aes-armv8.c gcm-aarch64.c
|
|
|
892bb0 |
+ endif
|
|
|
892bb0 |
+ ifeq (,$(filter 0 1 2 3 4,$(word 1,$(GCC_VERSION))))
|
|
|
892bb0 |
+ DEFINES += -DUSE_HW_AES
|
|
|
892bb0 |
+ EXTRA_SRCS += aes-armv8.c gcm-aarch64.c
|
|
|
892bb0 |
+ endif
|
|
|
892bb0 |
+ endif
|
|
|
892bb0 |
endif
|
|
|
892bb0 |
ifeq ($(CPU_ARCH),arm)
|
|
|
892bb0 |
ifndef NSS_DISABLE_ARM32_NEON
|