Blame SOURCES/0002-intel-Add-more-Coffeelake-PCI-IDs.patch

16f1fa
From 0fda9532e2f187f03b45ad29d2d151c500d64533 Mon Sep 17 00:00:00 2001
16f1fa
From: Anuj Phogat <anuj.phogat@gmail.com>
16f1fa
Date: Wed, 10 Jan 2018 15:51:02 -0800
16f1fa
Subject: [PATCH 2/2] intel: Add more Coffeelake PCI IDs
16f1fa
16f1fa
Cc: Rodrigo Vivi <rodrigo.vivi@intel.com>
16f1fa
Cc: Anusha Srivatsa <anusha.srivatsa@intel.com>
16f1fa
Signed-off-by: Anuj Phogat <anuj.phogat@gmail.com>
16f1fa
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
16f1fa
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
16f1fa
---
16f1fa
 intel/intel_chipset.h | 30 +++++++++++++++++++++++-------
16f1fa
 1 file changed, 23 insertions(+), 7 deletions(-)
16f1fa
16f1fa
diff --git a/intel/intel_chipset.h b/intel/intel_chipset.h
16f1fa
index d81b1646..3818e71e 100644
16f1fa
--- a/intel/intel_chipset.h
16f1fa
+++ b/intel/intel_chipset.h
16f1fa
@@ -223,15 +223,23 @@
16f1fa
 
16f1fa
 #define PCI_CHIP_COFFEELAKE_S_GT1_1     0x3E90
16f1fa
 #define PCI_CHIP_COFFEELAKE_S_GT1_2     0x3E93
16f1fa
+#define PCI_CHIP_COFFEELAKE_S_GT1_3     0x3E99
16f1fa
 #define PCI_CHIP_COFFEELAKE_S_GT2_1     0x3E91
16f1fa
 #define PCI_CHIP_COFFEELAKE_S_GT2_2     0x3E92
16f1fa
 #define PCI_CHIP_COFFEELAKE_S_GT2_3     0x3E96
16f1fa
+#define PCI_CHIP_COFFEELAKE_S_GT2_4     0x3E9A
16f1fa
 #define PCI_CHIP_COFFEELAKE_H_GT2_1     0x3E9B
16f1fa
 #define PCI_CHIP_COFFEELAKE_H_GT2_2     0x3E94
16f1fa
-#define PCI_CHIP_COFFEELAKE_U_GT3_1     0x3EA5
16f1fa
-#define PCI_CHIP_COFFEELAKE_U_GT3_2     0x3EA6
16f1fa
-#define PCI_CHIP_COFFEELAKE_U_GT3_3     0x3EA7
16f1fa
-#define PCI_CHIP_COFFEELAKE_U_GT3_4     0x3EA8
16f1fa
+#define PCI_CHIP_COFFEELAKE_U_GT1_1     0x3EA1
16f1fa
+#define PCI_CHIP_COFFEELAKE_U_GT1_2     0x3EA4
16f1fa
+#define PCI_CHIP_COFFEELAKE_U_GT2_1     0x3EA0
16f1fa
+#define PCI_CHIP_COFFEELAKE_U_GT2_2     0x3EA3
16f1fa
+#define PCI_CHIP_COFFEELAKE_U_GT2_3     0x3EA9
16f1fa
+#define PCI_CHIP_COFFEELAKE_U_GT3_1     0x3EA2
16f1fa
+#define PCI_CHIP_COFFEELAKE_U_GT3_2     0x3EA5
16f1fa
+#define PCI_CHIP_COFFEELAKE_U_GT3_3     0x3EA6
16f1fa
+#define PCI_CHIP_COFFEELAKE_U_GT3_4     0x3EA7
16f1fa
+#define PCI_CHIP_COFFEELAKE_U_GT3_5     0x3EA8
16f1fa
 
16f1fa
 #define PCI_CHIP_CANNONLAKE_U_GT2_0	0x5A52
16f1fa
 #define PCI_CHIP_CANNONLAKE_U_GT2_1	0x5A5A
16f1fa
@@ -477,17 +485,25 @@
16f1fa
 
16f1fa
 #define IS_CFL_S(devid)         ((devid) == PCI_CHIP_COFFEELAKE_S_GT1_1 || \
16f1fa
                                  (devid) == PCI_CHIP_COFFEELAKE_S_GT1_2 || \
16f1fa
+                                 (devid) == PCI_CHIP_COFFEELAKE_S_GT1_3 || \
16f1fa
                                  (devid) == PCI_CHIP_COFFEELAKE_S_GT2_1 || \
16f1fa
                                  (devid) == PCI_CHIP_COFFEELAKE_S_GT2_2 || \
16f1fa
-                                 (devid) == PCI_CHIP_COFFEELAKE_S_GT2_3)
16f1fa
+                                 (devid) == PCI_CHIP_COFFEELAKE_S_GT2_3 || \
16f1fa
+                                 (devid) == PCI_CHIP_COFFEELAKE_S_GT2_4)
16f1fa
 
16f1fa
 #define IS_CFL_H(devid)         ((devid) == PCI_CHIP_COFFEELAKE_H_GT2_1 || \
16f1fa
                                  (devid) == PCI_CHIP_COFFEELAKE_H_GT2_2)
16f1fa
 
16f1fa
-#define IS_CFL_U(devid)         ((devid) == PCI_CHIP_COFFEELAKE_U_GT3_1 || \
16f1fa
+#define IS_CFL_U(devid)         ((devid) == PCI_CHIP_COFFEELAKE_U_GT1_1 || \
16f1fa
+                                 (devid) == PCI_CHIP_COFFEELAKE_U_GT1_2 || \
16f1fa
+                                 (devid) == PCI_CHIP_COFFEELAKE_U_GT2_1 || \
16f1fa
+                                 (devid) == PCI_CHIP_COFFEELAKE_U_GT2_2 || \
16f1fa
+                                 (devid) == PCI_CHIP_COFFEELAKE_U_GT2_3 || \
16f1fa
+                                 (devid) == PCI_CHIP_COFFEELAKE_U_GT3_1 || \
16f1fa
                                  (devid) == PCI_CHIP_COFFEELAKE_U_GT3_2 || \
16f1fa
                                  (devid) == PCI_CHIP_COFFEELAKE_U_GT3_3 || \
16f1fa
-                                 (devid) == PCI_CHIP_COFFEELAKE_U_GT3_4)
16f1fa
+                                 (devid) == PCI_CHIP_COFFEELAKE_U_GT3_4 || \
16f1fa
+                                 (devid) == PCI_CHIP_COFFEELAKE_U_GT3_5)
16f1fa
 
16f1fa
 #define IS_COFFEELAKE(devid)   (IS_CFL_S(devid) || \
16f1fa
 				IS_CFL_H(devid) || \
16f1fa
-- 
16f1fa
2.14.3
16f1fa