Blame SOURCES/irqbalance-1.0.6-man_IRQBALANCE_BANNED_CPUS.patch

5f346f
diff -up irqbalance-1.0.6/irqbalance.1.orig irqbalance-1.0.6/irqbalance.1
5f346f
--- irqbalance-1.0.6/irqbalance.1.orig	2013-10-31 16:13:49.250139242 +0100
5f346f
+++ irqbalance-1.0.6/irqbalance.1	2013-10-31 16:44:59.368055192 +0100
5f346f
@@ -119,7 +119,12 @@ Same as --debug
5f346f
 
5f346f
 .TP
5f346f
 .B IRQBALANCE_BANNED_CPUS
5f346f
-Provides a mask of cpus which irqbalance should ignore and never assign interrupts to
5f346f
+Provides a mask of cpus which irqbalance should ignore and never assign interrupts to.
5f346f
+This is a hex mask without the leading ’0x’, on systems with large numbers of processors
5f346f
+each group of eight hex digits is separated by a comma ’,’. i.e. ‘export IRQBALANCE_BANNED_CPUS=fc0‘
5f346f
+would prevent irqbalance from assigning irqs to the 7th-12th cpus (cpu6-cpu11) or
5f346f
+‘export IRQBALANCE_BANNED_CPUS=ff000000,00000001‘ would prevent irqbalance from
5f346f
+assigning irqs to the 1st (cpu0) and 57th-64th cpus (cpu56-cpu63).
5f346f
 
5f346f
 .SH "SIGNALS"
5f346f
 .TP