076f82
commit ffe75982cc0bb2d25d55ed566a3731b9c3017e6f
076f82
Author: Noah Goldstein <goldstein.w.n@gmail.com>
076f82
Date:   Fri Apr 15 12:28:00 2022 -0500
076f82
076f82
    x86: Remove memcmp-sse4.S
076f82
    
076f82
    Code didn't actually use any sse4 instructions since `ptest` was
076f82
    removed in:
076f82
    
076f82
    commit 2f9062d7171850451e6044ef78d91ff8c017b9c0
076f82
    Author: Noah Goldstein <goldstein.w.n@gmail.com>
076f82
    Date:   Wed Nov 10 16:18:56 2021 -0600
076f82
    
076f82
        x86: Shrink memcmp-sse4.S code size
076f82
    
076f82
    The new memcmp-sse2 implementation is also faster.
076f82
    
076f82
    geometric_mean(N=20) of page cross cases SSE2 / SSE4: 0.905
076f82
    
076f82
    Note there are two regressions preferring SSE2 for Size = 1 and Size =
076f82
    65.
076f82
    
076f82
    Size = 1:
076f82
    size, align0, align1, ret, New Time/Old Time
076f82
       1,      1,      1,   0,               1.2
076f82
       1,      1,      1,   1,             1.197
076f82
       1,      1,      1,  -1,               1.2
076f82
    
076f82
    This is intentional. Size == 1 is significantly less hot based on
076f82
    profiles of GCC11 and Python3 than sizes [4, 8] (which is made
076f82
    hotter).
076f82
    
076f82
    Python3 Size = 1        -> 13.64%
076f82
    Python3 Size = [4, 8]   -> 60.92%
076f82
    
076f82
    GCC11   Size = 1        ->  1.29%
076f82
    GCC11   Size = [4, 8]   -> 33.86%
076f82
    
076f82
    size, align0, align1, ret, New Time/Old Time
076f82
       4,      4,      4,   0,             0.622
076f82
       4,      4,      4,   1,             0.797
076f82
       4,      4,      4,  -1,             0.805
076f82
       5,      5,      5,   0,             0.623
076f82
       5,      5,      5,   1,             0.777
076f82
       5,      5,      5,  -1,             0.802
076f82
       6,      6,      6,   0,             0.625
076f82
       6,      6,      6,   1,             0.813
076f82
       6,      6,      6,  -1,             0.788
076f82
       7,      7,      7,   0,             0.625
076f82
       7,      7,      7,   1,             0.799
076f82
       7,      7,      7,  -1,             0.795
076f82
       8,      8,      8,   0,             0.625
076f82
       8,      8,      8,   1,             0.848
076f82
       8,      8,      8,  -1,             0.914
076f82
       9,      9,      9,   0,             0.625
076f82
    
076f82
    Size = 65:
076f82
    size, align0, align1, ret, New Time/Old Time
076f82
      65,      0,      0,   0,             1.103
076f82
      65,      0,      0,   1,             1.216
076f82
      65,      0,      0,  -1,             1.227
076f82
      65,     65,      0,   0,             1.091
076f82
      65,      0,     65,   1,              1.19
076f82
      65,     65,     65,  -1,             1.215
076f82
    
076f82
    This is because A) the checks in range [65, 96] are now unrolled 2x
076f82
    and B) because smaller values <= 16 are now given a hotter path. By
076f82
    contrast the SSE4 version has a branch for Size = 80. The unrolled
076f82
    version has get better performance for returns which need both
076f82
    comparisons.
076f82
    
076f82
    size, align0, align1, ret, New Time/Old Time
076f82
     128,      4,      8,   0,             0.858
076f82
     128,      4,      8,   1,             0.879
076f82
     128,      4,      8,  -1,             0.888
076f82
    
076f82
    As well, out of microbenchmark environments that are not full
076f82
    predictable the branch will have a real-cost.
076f82
    Reviewed-by: H.J. Lu <hjl.tools@gmail.com>
076f82
    
076f82
    (cherry picked from commit 7cbc03d03091d5664060924789afe46d30a5477e)
076f82
076f82
diff --git a/sysdeps/x86_64/multiarch/Makefile b/sysdeps/x86_64/multiarch/Makefile
076f82
index bca82e38d86cc440..b503e4b81e92a11c 100644
076f82
--- a/sysdeps/x86_64/multiarch/Makefile
076f82
+++ b/sysdeps/x86_64/multiarch/Makefile
076f82
@@ -11,7 +11,6 @@ sysdep_routines += \
076f82
   memcmp-avx2-movbe-rtm \
076f82
   memcmp-evex-movbe \
076f82
   memcmp-sse2 \
076f82
-  memcmp-sse4 \
076f82
   memcmp-ssse3 \
076f82
   memcpy-ssse3 \
076f82
   memcpy-ssse3-back \
076f82
@@ -174,7 +173,6 @@ sysdep_routines += \
076f82
   wmemcmp-avx2-movbe-rtm \
076f82
   wmemcmp-c \
076f82
   wmemcmp-evex-movbe \
076f82
-  wmemcmp-sse4 \
076f82
   wmemcmp-ssse3 \
076f82
 # sysdep_routines
076f82
 endif
076f82
diff --git a/sysdeps/x86_64/multiarch/ifunc-impl-list.c b/sysdeps/x86_64/multiarch/ifunc-impl-list.c
076f82
index 4c7834dd0b951fa4..e5e48b36c3175e68 100644
076f82
--- a/sysdeps/x86_64/multiarch/ifunc-impl-list.c
076f82
+++ b/sysdeps/x86_64/multiarch/ifunc-impl-list.c
076f82
@@ -78,8 +78,6 @@ __libc_ifunc_impl_list (const char *name, struct libc_ifunc_impl *array,
076f82
 			       && CPU_FEATURE_USABLE (BMI2)
076f82
 			       && CPU_FEATURE_USABLE (MOVBE)),
076f82
 			      __memcmp_evex_movbe)
076f82
-	      IFUNC_IMPL_ADD (array, i, memcmp, CPU_FEATURE_USABLE (SSE4_1),
076f82
-			      __memcmp_sse4_1)
076f82
 	      IFUNC_IMPL_ADD (array, i, memcmp, CPU_FEATURE_USABLE (SSSE3),
076f82
 			      __memcmp_ssse3)
076f82
 	      IFUNC_IMPL_ADD (array, i, memcmp, 1, __memcmp_sse2))
076f82
@@ -824,8 +822,6 @@ __libc_ifunc_impl_list (const char *name, struct libc_ifunc_impl *array,
076f82
 			       && CPU_FEATURE_USABLE (BMI2)
076f82
 			       && CPU_FEATURE_USABLE (MOVBE)),
076f82
 			      __wmemcmp_evex_movbe)
076f82
-	      IFUNC_IMPL_ADD (array, i, wmemcmp, CPU_FEATURE_USABLE (SSE4_1),
076f82
-			      __wmemcmp_sse4_1)
076f82
 	      IFUNC_IMPL_ADD (array, i, wmemcmp, CPU_FEATURE_USABLE (SSSE3),
076f82
 			      __wmemcmp_ssse3)
076f82
 	      IFUNC_IMPL_ADD (array, i, wmemcmp, 1, __wmemcmp_sse2))
076f82
diff --git a/sysdeps/x86_64/multiarch/ifunc-memcmp.h b/sysdeps/x86_64/multiarch/ifunc-memcmp.h
076f82
index 89e2129968e1e49c..5b92594093c1e0bb 100644
076f82
--- a/sysdeps/x86_64/multiarch/ifunc-memcmp.h
076f82
+++ b/sysdeps/x86_64/multiarch/ifunc-memcmp.h
076f82
@@ -21,7 +21,6 @@
076f82
 
076f82
 extern __typeof (REDIRECT_NAME) OPTIMIZE (sse2) attribute_hidden;
076f82
 extern __typeof (REDIRECT_NAME) OPTIMIZE (ssse3) attribute_hidden;
076f82
-extern __typeof (REDIRECT_NAME) OPTIMIZE (sse4_1) attribute_hidden;
076f82
 extern __typeof (REDIRECT_NAME) OPTIMIZE (avx2_movbe) attribute_hidden;
076f82
 extern __typeof (REDIRECT_NAME) OPTIMIZE (avx2_movbe_rtm) attribute_hidden;
076f82
 extern __typeof (REDIRECT_NAME) OPTIMIZE (evex_movbe) attribute_hidden;
076f82
@@ -47,9 +46,6 @@ IFUNC_SELECTOR (void)
076f82
 	return OPTIMIZE (avx2_movbe);
076f82
     }
076f82
 
076f82
-  if (CPU_FEATURE_USABLE_P (cpu_features, SSE4_1))
076f82
-    return OPTIMIZE (sse4_1);
076f82
-
076f82
   if (CPU_FEATURE_USABLE_P (cpu_features, SSSE3))
076f82
     return OPTIMIZE (ssse3);
076f82
 
076f82
diff --git a/sysdeps/x86_64/multiarch/memcmp-sse4.S b/sysdeps/x86_64/multiarch/memcmp-sse4.S
076f82
deleted file mode 100644
076f82
index 97c102a9c5ab2b91..0000000000000000
076f82
--- a/sysdeps/x86_64/multiarch/memcmp-sse4.S
076f82
+++ /dev/null
076f82
@@ -1,804 +0,0 @@
076f82
-/* memcmp with SSE4.1, wmemcmp with SSE4.1
076f82
-   Copyright (C) 2010-2021 Free Software Foundation, Inc.
076f82
-   Contributed by Intel Corporation.
076f82
-   This file is part of the GNU C Library.
076f82
-
076f82
-   The GNU C Library is free software; you can redistribute it and/or
076f82
-   modify it under the terms of the GNU Lesser General Public
076f82
-   License as published by the Free Software Foundation; either
076f82
-   version 2.1 of the License, or (at your option) any later version.
076f82
-
076f82
-   The GNU C Library is distributed in the hope that it will be useful,
076f82
-   but WITHOUT ANY WARRANTY; without even the implied warranty of
076f82
-   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
076f82
-   Lesser General Public License for more details.
076f82
-
076f82
-   You should have received a copy of the GNU Lesser General Public
076f82
-   License along with the GNU C Library; if not, see
076f82
-   <https://www.gnu.org/licenses/>.  */
076f82
-
076f82
-#if IS_IN (libc)
076f82
-
076f82
-# include <sysdep.h>
076f82
-
076f82
-# ifndef MEMCMP
076f82
-#  define MEMCMP	__memcmp_sse4_1
076f82
-# endif
076f82
-
076f82
-#ifdef USE_AS_WMEMCMP
076f82
-# define CMPEQ	pcmpeqd
076f82
-# define CHAR_SIZE	4
076f82
-#else
076f82
-# define CMPEQ	pcmpeqb
076f82
-# define CHAR_SIZE	1
076f82
-#endif
076f82
-
076f82
-
076f82
-/* Warning!
076f82
-           wmemcmp has to use SIGNED comparison for elements.
076f82
-           memcmp has to use UNSIGNED comparison for elemnts.
076f82
-*/
076f82
-
076f82
-	.section .text.sse4.1,"ax",@progbits
076f82
-ENTRY (MEMCMP)
076f82
-# ifdef USE_AS_WMEMCMP
076f82
-	shl	$2, %RDX_LP
076f82
-# elif defined __ILP32__
076f82
-	/* Clear the upper 32 bits.  */
076f82
-	mov	%edx, %edx
076f82
-# endif
076f82
-	cmp	$79, %RDX_LP
076f82
-	ja	L(79bytesormore)
076f82
-
076f82
-	cmp	$CHAR_SIZE, %RDX_LP
076f82
-	jbe	L(firstbyte)
076f82
-
076f82
-	/* N in (CHAR_SIZE, 79) bytes.  */
076f82
-	cmpl	$32, %edx
076f82
-	ja	L(more_32_bytes)
076f82
-
076f82
-	cmpl	$16, %edx
076f82
-	jae	L(16_to_32_bytes)
076f82
-
076f82
-# ifndef USE_AS_WMEMCMP
076f82
-	cmpl	$8, %edx
076f82
-	jae	L(8_to_16_bytes)
076f82
-
076f82
-	cmpl	$4, %edx
076f82
-	jb	L(2_to_3_bytes)
076f82
-
076f82
-	movl	(%rdi), %eax
076f82
-	movl	(%rsi), %ecx
076f82
-
076f82
-	bswap	%eax
076f82
-	bswap	%ecx
076f82
-
076f82
-	shlq	$32, %rax
076f82
-	shlq	$32, %rcx
076f82
-
076f82
-	movl	-4(%rdi, %rdx), %edi
076f82
-	movl	-4(%rsi, %rdx), %esi
076f82
-
076f82
-	bswap	%edi
076f82
-	bswap	%esi
076f82
-
076f82
-	orq	%rdi, %rax
076f82
-	orq	%rsi, %rcx
076f82
-	subq	%rcx, %rax
076f82
-	cmovne	%edx, %eax
076f82
-	sbbl	%ecx, %ecx
076f82
-	orl	%ecx, %eax
076f82
-	ret
076f82
-
076f82
-	.p2align 4,, 8
076f82
-L(2_to_3_bytes):
076f82
-	movzwl	(%rdi), %eax
076f82
-	movzwl	(%rsi), %ecx
076f82
-	shll	$8, %eax
076f82
-	shll	$8, %ecx
076f82
-	bswap	%eax
076f82
-	bswap	%ecx
076f82
-	movzbl	-1(%rdi, %rdx), %edi
076f82
-	movzbl	-1(%rsi, %rdx), %esi
076f82
-	orl	%edi, %eax
076f82
-	orl	%esi, %ecx
076f82
-	subl	%ecx, %eax
076f82
-	ret
076f82
-
076f82
-	.p2align 4,, 8
076f82
-L(8_to_16_bytes):
076f82
-	movq	(%rdi), %rax
076f82
-	movq	(%rsi), %rcx
076f82
-
076f82
-	bswap	%rax
076f82
-	bswap	%rcx
076f82
-
076f82
-	subq	%rcx, %rax
076f82
-	jne	L(8_to_16_bytes_done)
076f82
-
076f82
-	movq	-8(%rdi, %rdx), %rax
076f82
-	movq	-8(%rsi, %rdx), %rcx
076f82
-
076f82
-	bswap	%rax
076f82
-	bswap	%rcx
076f82
-
076f82
-	subq	%rcx, %rax
076f82
-
076f82
-L(8_to_16_bytes_done):
076f82
-	cmovne	%edx, %eax
076f82
-	sbbl	%ecx, %ecx
076f82
-	orl	%ecx, %eax
076f82
-	ret
076f82
-# else
076f82
-	xorl	%eax, %eax
076f82
-	movl	(%rdi), %ecx
076f82
-	cmpl	(%rsi), %ecx
076f82
-	jne	L(8_to_16_bytes_done)
076f82
-	movl	4(%rdi), %ecx
076f82
-	cmpl	4(%rsi), %ecx
076f82
-	jne	L(8_to_16_bytes_done)
076f82
-	movl	-4(%rdi, %rdx), %ecx
076f82
-	cmpl	-4(%rsi, %rdx), %ecx
076f82
-	jne	L(8_to_16_bytes_done)
076f82
-	ret
076f82
-# endif
076f82
-
076f82
-	.p2align 4,, 3
076f82
-L(ret_zero):
076f82
-	xorl	%eax, %eax
076f82
-L(zero):
076f82
-	ret
076f82
-
076f82
-	.p2align 4,, 8
076f82
-L(firstbyte):
076f82
-	jb	L(ret_zero)
076f82
-# ifdef USE_AS_WMEMCMP
076f82
-	xorl	%eax, %eax
076f82
-	movl	(%rdi), %ecx
076f82
-	cmpl	(%rsi), %ecx
076f82
-	je	L(zero)
076f82
-L(8_to_16_bytes_done):
076f82
-	setg	%al
076f82
-	leal	-1(%rax, %rax), %eax
076f82
-# else
076f82
-	movzbl	(%rdi), %eax
076f82
-	movzbl	(%rsi), %ecx
076f82
-	sub	%ecx, %eax
076f82
-# endif
076f82
-	ret
076f82
-
076f82
-	.p2align 4
076f82
-L(vec_return_begin_48):
076f82
-	addq	$16, %rdi
076f82
-	addq	$16, %rsi
076f82
-L(vec_return_begin_32):
076f82
-	bsfl	%eax, %eax
076f82
-# ifdef USE_AS_WMEMCMP
076f82
-	movl	32(%rdi, %rax), %ecx
076f82
-	xorl	%edx, %edx
076f82
-	cmpl	32(%rsi, %rax), %ecx
076f82
-	setg	%dl
076f82
-	leal	-1(%rdx, %rdx), %eax
076f82
-# else
076f82
-	movzbl	32(%rsi, %rax), %ecx
076f82
-	movzbl	32(%rdi, %rax), %eax
076f82
-	subl	%ecx, %eax
076f82
-# endif
076f82
-	ret
076f82
-
076f82
-	.p2align 4
076f82
-L(vec_return_begin_16):
076f82
-	addq	$16, %rdi
076f82
-	addq	$16, %rsi
076f82
-L(vec_return_begin):
076f82
-	bsfl	%eax, %eax
076f82
-# ifdef USE_AS_WMEMCMP
076f82
-	movl	(%rdi, %rax), %ecx
076f82
-	xorl	%edx, %edx
076f82
-	cmpl	(%rsi, %rax), %ecx
076f82
-	setg	%dl
076f82
-	leal	-1(%rdx, %rdx), %eax
076f82
-# else
076f82
-	movzbl	(%rsi, %rax), %ecx
076f82
-	movzbl	(%rdi, %rax), %eax
076f82
-	subl	%ecx, %eax
076f82
-# endif
076f82
-	ret
076f82
-
076f82
-	.p2align 4
076f82
-L(vec_return_end_16):
076f82
-	subl	$16, %edx
076f82
-L(vec_return_end):
076f82
-	bsfl	%eax, %eax
076f82
-	addl	%edx, %eax
076f82
-# ifdef USE_AS_WMEMCMP
076f82
-	movl	-16(%rdi, %rax), %ecx
076f82
-	xorl	%edx, %edx
076f82
-	cmpl	-16(%rsi, %rax), %ecx
076f82
-	setg	%dl
076f82
-	leal	-1(%rdx, %rdx), %eax
076f82
-# else
076f82
-	movzbl	-16(%rsi, %rax), %ecx
076f82
-	movzbl	-16(%rdi, %rax), %eax
076f82
-	subl	%ecx, %eax
076f82
-# endif
076f82
-	ret
076f82
-
076f82
-	.p2align 4,, 8
076f82
-L(more_32_bytes):
076f82
-	movdqu	(%rdi), %xmm0
076f82
-	movdqu	(%rsi), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin)
076f82
-
076f82
-	movdqu	16(%rdi), %xmm0
076f82
-	movdqu	16(%rsi), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_16)
076f82
-
076f82
-	cmpl	$64, %edx
076f82
-	jbe	L(32_to_64_bytes)
076f82
-	movdqu	32(%rdi), %xmm0
076f82
-	movdqu	32(%rsi), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_32)
076f82
-
076f82
-	.p2align 4,, 6
076f82
-L(32_to_64_bytes):
076f82
-	movdqu	-32(%rdi, %rdx), %xmm0
076f82
-	movdqu	-32(%rsi, %rdx), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_end_16)
076f82
-
076f82
-	movdqu	-16(%rdi, %rdx), %xmm0
076f82
-	movdqu	-16(%rsi, %rdx), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_end)
076f82
-	ret
076f82
-
076f82
-	.p2align 4
076f82
-L(16_to_32_bytes):
076f82
-	movdqu	(%rdi), %xmm0
076f82
-	movdqu	(%rsi), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin)
076f82
-
076f82
-	movdqu	-16(%rdi, %rdx), %xmm0
076f82
-	movdqu	-16(%rsi, %rdx), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_end)
076f82
-	ret
076f82
-
076f82
-
076f82
-	.p2align 4
076f82
-L(79bytesormore):
076f82
-	movdqu	(%rdi), %xmm0
076f82
-	movdqu	(%rsi), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin)
076f82
-
076f82
-
076f82
-	mov	%rsi, %rcx
076f82
-	and	$-16, %rsi
076f82
-	add	$16, %rsi
076f82
-	sub	%rsi, %rcx
076f82
-
076f82
-	sub	%rcx, %rdi
076f82
-	add	%rcx, %rdx
076f82
-	test	$0xf, %rdi
076f82
-	jz	L(2aligned)
076f82
-
076f82
-	cmp	$128, %rdx
076f82
-	ja	L(128bytesormore)
076f82
-
076f82
-	.p2align 4,, 6
076f82
-L(less128bytes):
076f82
-	movdqu	(%rdi), %xmm1
076f82
-	CMPEQ	(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin)
076f82
-
076f82
-	movdqu	16(%rdi), %xmm1
076f82
-	CMPEQ	16(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_16)
076f82
-
076f82
-	movdqu	32(%rdi), %xmm1
076f82
-	CMPEQ	32(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_32)
076f82
-
076f82
-	movdqu	48(%rdi), %xmm1
076f82
-	CMPEQ	48(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_48)
076f82
-
076f82
-	cmp	$96, %rdx
076f82
-	jb	L(32_to_64_bytes)
076f82
-
076f82
-	addq	$64, %rdi
076f82
-	addq	$64, %rsi
076f82
-	subq	$64, %rdx
076f82
-
076f82
-	.p2align 4,, 6
076f82
-L(last_64_bytes):
076f82
-	movdqu	(%rdi), %xmm1
076f82
-	CMPEQ	(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin)
076f82
-
076f82
-	movdqu	16(%rdi), %xmm1
076f82
-	CMPEQ	16(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_16)
076f82
-
076f82
-	movdqu	-32(%rdi, %rdx), %xmm0
076f82
-	movdqu	-32(%rsi, %rdx), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_end_16)
076f82
-
076f82
-	movdqu	-16(%rdi, %rdx), %xmm0
076f82
-	movdqu	-16(%rsi, %rdx), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_end)
076f82
-	ret
076f82
-
076f82
-	.p2align 4
076f82
-L(128bytesormore):
076f82
-	cmp	$256, %rdx
076f82
-	ja	L(unaligned_loop)
076f82
-L(less256bytes):
076f82
-	movdqu	(%rdi), %xmm1
076f82
-	CMPEQ	(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin)
076f82
-
076f82
-	movdqu	16(%rdi), %xmm1
076f82
-	CMPEQ	16(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_16)
076f82
-
076f82
-	movdqu	32(%rdi), %xmm1
076f82
-	CMPEQ	32(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_32)
076f82
-
076f82
-	movdqu	48(%rdi), %xmm1
076f82
-	CMPEQ	48(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_48)
076f82
-
076f82
-	addq	$64, %rdi
076f82
-	addq	$64, %rsi
076f82
-
076f82
-	movdqu	(%rdi), %xmm1
076f82
-	CMPEQ	(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin)
076f82
-
076f82
-	movdqu	16(%rdi), %xmm1
076f82
-	CMPEQ	16(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_16)
076f82
-
076f82
-	movdqu	32(%rdi), %xmm1
076f82
-	CMPEQ	32(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_32)
076f82
-
076f82
-	movdqu	48(%rdi), %xmm1
076f82
-	CMPEQ	48(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_48)
076f82
-
076f82
-	addq	$-128, %rdx
076f82
-	subq	$-64, %rsi
076f82
-	subq	$-64, %rdi
076f82
-
076f82
-	cmp	$64, %rdx
076f82
-	ja	L(less128bytes)
076f82
-
076f82
-	cmp	$32, %rdx
076f82
-	ja	L(last_64_bytes)
076f82
-
076f82
-	movdqu	-32(%rdi, %rdx), %xmm0
076f82
-	movdqu	-32(%rsi, %rdx), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_end_16)
076f82
-
076f82
-	movdqu	-16(%rdi, %rdx), %xmm0
076f82
-	movdqu	-16(%rsi, %rdx), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_end)
076f82
-	ret
076f82
-
076f82
-	.p2align 4
076f82
-L(unaligned_loop):
076f82
-# ifdef DATA_CACHE_SIZE_HALF
076f82
-	mov	$DATA_CACHE_SIZE_HALF, %R8_LP
076f82
-# else
076f82
-	mov	__x86_data_cache_size_half(%rip), %R8_LP
076f82
-# endif
076f82
-	movq	%r8, %r9
076f82
-	addq	%r8, %r8
076f82
-	addq	%r9, %r8
076f82
-	cmpq	%r8, %rdx
076f82
-	ja	L(L2_L3_cache_unaligned)
076f82
-	sub	$64, %rdx
076f82
-	.p2align 4
076f82
-L(64bytesormore_loop):
076f82
-	movdqu	(%rdi), %xmm0
076f82
-	movdqu	16(%rdi), %xmm1
076f82
-	movdqu	32(%rdi), %xmm2
076f82
-	movdqu	48(%rdi), %xmm3
076f82
-
076f82
-	CMPEQ	(%rsi), %xmm0
076f82
-	CMPEQ	16(%rsi), %xmm1
076f82
-	CMPEQ	32(%rsi), %xmm2
076f82
-	CMPEQ	48(%rsi), %xmm3
076f82
-
076f82
-	pand	%xmm0, %xmm1
076f82
-	pand	%xmm2, %xmm3
076f82
-	pand	%xmm1, %xmm3
076f82
-
076f82
-	pmovmskb %xmm3, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(64bytesormore_loop_end)
076f82
-
076f82
-	add	$64, %rsi
076f82
-	add	$64, %rdi
076f82
-	sub	$64, %rdx
076f82
-	ja	L(64bytesormore_loop)
076f82
-
076f82
-	.p2align 4,, 6
076f82
-L(loop_tail):
076f82
-	addq	%rdx, %rdi
076f82
-	movdqu	(%rdi), %xmm0
076f82
-	movdqu	16(%rdi), %xmm1
076f82
-	movdqu	32(%rdi), %xmm2
076f82
-	movdqu	48(%rdi), %xmm3
076f82
-
076f82
-	addq	%rdx, %rsi
076f82
-	movdqu	(%rsi), %xmm4
076f82
-	movdqu	16(%rsi), %xmm5
076f82
-	movdqu	32(%rsi), %xmm6
076f82
-	movdqu	48(%rsi), %xmm7
076f82
-
076f82
-	CMPEQ	%xmm4, %xmm0
076f82
-	CMPEQ	%xmm5, %xmm1
076f82
-	CMPEQ	%xmm6, %xmm2
076f82
-	CMPEQ	%xmm7, %xmm3
076f82
-
076f82
-	pand	%xmm0, %xmm1
076f82
-	pand	%xmm2, %xmm3
076f82
-	pand	%xmm1, %xmm3
076f82
-
076f82
-	pmovmskb %xmm3, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(64bytesormore_loop_end)
076f82
-	ret
076f82
-
076f82
-L(L2_L3_cache_unaligned):
076f82
-	subq	$64, %rdx
076f82
-	.p2align 4
076f82
-L(L2_L3_unaligned_128bytes_loop):
076f82
-	prefetchnta 0x1c0(%rdi)
076f82
-	prefetchnta 0x1c0(%rsi)
076f82
-
076f82
-	movdqu	(%rdi), %xmm0
076f82
-	movdqu	16(%rdi), %xmm1
076f82
-	movdqu	32(%rdi), %xmm2
076f82
-	movdqu	48(%rdi), %xmm3
076f82
-
076f82
-	CMPEQ	(%rsi), %xmm0
076f82
-	CMPEQ	16(%rsi), %xmm1
076f82
-	CMPEQ	32(%rsi), %xmm2
076f82
-	CMPEQ	48(%rsi), %xmm3
076f82
-
076f82
-	pand	%xmm0, %xmm1
076f82
-	pand	%xmm2, %xmm3
076f82
-	pand	%xmm1, %xmm3
076f82
-
076f82
-	pmovmskb %xmm3, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(64bytesormore_loop_end)
076f82
-
076f82
-	add	$64, %rsi
076f82
-	add	$64, %rdi
076f82
-	sub	$64, %rdx
076f82
-	ja	L(L2_L3_unaligned_128bytes_loop)
076f82
-	jmp	L(loop_tail)
076f82
-
076f82
-
076f82
-	/* This case is for machines which are sensitive for unaligned
076f82
-	 * instructions.  */
076f82
-	.p2align 4
076f82
-L(2aligned):
076f82
-	cmp	$128, %rdx
076f82
-	ja	L(128bytesormorein2aligned)
076f82
-L(less128bytesin2aligned):
076f82
-	movdqa	(%rdi), %xmm1
076f82
-	CMPEQ	(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin)
076f82
-
076f82
-	movdqa	16(%rdi), %xmm1
076f82
-	CMPEQ	16(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_16)
076f82
-
076f82
-	movdqa	32(%rdi), %xmm1
076f82
-	CMPEQ	32(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_32)
076f82
-
076f82
-	movdqa	48(%rdi), %xmm1
076f82
-	CMPEQ	48(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_48)
076f82
-
076f82
-	cmp	$96, %rdx
076f82
-	jb	L(32_to_64_bytes)
076f82
-
076f82
-	addq	$64, %rdi
076f82
-	addq	$64, %rsi
076f82
-	subq	$64, %rdx
076f82
-
076f82
-	.p2align 4,, 6
076f82
-L(aligned_last_64_bytes):
076f82
-	movdqa	(%rdi), %xmm1
076f82
-	CMPEQ	(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin)
076f82
-
076f82
-	movdqa	16(%rdi), %xmm1
076f82
-	CMPEQ	16(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_16)
076f82
-
076f82
-	movdqu	-32(%rdi, %rdx), %xmm0
076f82
-	movdqu	-32(%rsi, %rdx), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_end_16)
076f82
-
076f82
-	movdqu	-16(%rdi, %rdx), %xmm0
076f82
-	movdqu	-16(%rsi, %rdx), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_end)
076f82
-	ret
076f82
-
076f82
-	.p2align 4
076f82
-L(128bytesormorein2aligned):
076f82
-	cmp	$256, %rdx
076f82
-	ja	L(aligned_loop)
076f82
-L(less256bytesin2alinged):
076f82
-	movdqa	(%rdi), %xmm1
076f82
-	CMPEQ	(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin)
076f82
-
076f82
-	movdqa	16(%rdi), %xmm1
076f82
-	CMPEQ	16(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_16)
076f82
-
076f82
-	movdqa	32(%rdi), %xmm1
076f82
-	CMPEQ	32(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_32)
076f82
-
076f82
-	movdqa	48(%rdi), %xmm1
076f82
-	CMPEQ	48(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_48)
076f82
-
076f82
-	addq	$64, %rdi
076f82
-	addq	$64, %rsi
076f82
-
076f82
-	movdqa	(%rdi), %xmm1
076f82
-	CMPEQ	(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin)
076f82
-
076f82
-	movdqa	16(%rdi), %xmm1
076f82
-	CMPEQ	16(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_16)
076f82
-
076f82
-	movdqa	32(%rdi), %xmm1
076f82
-	CMPEQ	32(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_32)
076f82
-
076f82
-	movdqa	48(%rdi), %xmm1
076f82
-	CMPEQ	48(%rsi), %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_begin_48)
076f82
-
076f82
-	addq	$-128, %rdx
076f82
-	subq	$-64, %rsi
076f82
-	subq	$-64, %rdi
076f82
-
076f82
-	cmp	$64, %rdx
076f82
-	ja	L(less128bytesin2aligned)
076f82
-
076f82
-	cmp	$32, %rdx
076f82
-	ja	L(aligned_last_64_bytes)
076f82
-
076f82
-	movdqu	-32(%rdi, %rdx), %xmm0
076f82
-	movdqu	-32(%rsi, %rdx), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_end_16)
076f82
-
076f82
-	movdqu	-16(%rdi, %rdx), %xmm0
076f82
-	movdqu	-16(%rsi, %rdx), %xmm1
076f82
-	CMPEQ	%xmm0, %xmm1
076f82
-	pmovmskb %xmm1, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(vec_return_end)
076f82
-	ret
076f82
-
076f82
-	.p2align 4
076f82
-L(aligned_loop):
076f82
-# ifdef DATA_CACHE_SIZE_HALF
076f82
-	mov	$DATA_CACHE_SIZE_HALF, %R8_LP
076f82
-# else
076f82
-	mov	__x86_data_cache_size_half(%rip), %R8_LP
076f82
-# endif
076f82
-	movq	%r8, %r9
076f82
-	addq	%r8, %r8
076f82
-	addq	%r9, %r8
076f82
-	cmpq	%r8, %rdx
076f82
-	ja	L(L2_L3_cache_aligned)
076f82
-
076f82
-	sub	$64, %rdx
076f82
-	.p2align 4
076f82
-L(64bytesormore_loopin2aligned):
076f82
-	movdqa	(%rdi), %xmm0
076f82
-	movdqa	16(%rdi), %xmm1
076f82
-	movdqa	32(%rdi), %xmm2
076f82
-	movdqa	48(%rdi), %xmm3
076f82
-
076f82
-	CMPEQ	(%rsi), %xmm0
076f82
-	CMPEQ	16(%rsi), %xmm1
076f82
-	CMPEQ	32(%rsi), %xmm2
076f82
-	CMPEQ	48(%rsi), %xmm3
076f82
-
076f82
-	pand	%xmm0, %xmm1
076f82
-	pand	%xmm2, %xmm3
076f82
-	pand	%xmm1, %xmm3
076f82
-
076f82
-	pmovmskb %xmm3, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(64bytesormore_loop_end)
076f82
-	add	$64, %rsi
076f82
-	add	$64, %rdi
076f82
-	sub	$64, %rdx
076f82
-	ja	L(64bytesormore_loopin2aligned)
076f82
-	jmp	L(loop_tail)
076f82
-
076f82
-L(L2_L3_cache_aligned):
076f82
-	subq	$64, %rdx
076f82
-	.p2align 4
076f82
-L(L2_L3_aligned_128bytes_loop):
076f82
-	prefetchnta 0x1c0(%rdi)
076f82
-	prefetchnta 0x1c0(%rsi)
076f82
-	movdqa	(%rdi), %xmm0
076f82
-	movdqa	16(%rdi), %xmm1
076f82
-	movdqa	32(%rdi), %xmm2
076f82
-	movdqa	48(%rdi), %xmm3
076f82
-
076f82
-	CMPEQ	(%rsi), %xmm0
076f82
-	CMPEQ	16(%rsi), %xmm1
076f82
-	CMPEQ	32(%rsi), %xmm2
076f82
-	CMPEQ	48(%rsi), %xmm3
076f82
-
076f82
-	pand	%xmm0, %xmm1
076f82
-	pand	%xmm2, %xmm3
076f82
-	pand	%xmm1, %xmm3
076f82
-
076f82
-	pmovmskb %xmm3, %eax
076f82
-	incw	%ax
076f82
-	jnz	L(64bytesormore_loop_end)
076f82
-
076f82
-	addq	$64, %rsi
076f82
-	addq	$64, %rdi
076f82
-	subq	$64, %rdx
076f82
-	ja	L(L2_L3_aligned_128bytes_loop)
076f82
-	jmp	L(loop_tail)
076f82
-
076f82
-	.p2align 4
076f82
-L(64bytesormore_loop_end):
076f82
-	pmovmskb %xmm0, %ecx
076f82
-	incw	%cx
076f82
-	jnz	L(loop_end_ret)
076f82
-
076f82
-	pmovmskb %xmm1, %ecx
076f82
-	notw	%cx
076f82
-	sall	$16, %ecx
076f82
-	jnz	L(loop_end_ret)
076f82
-
076f82
-	pmovmskb %xmm2, %ecx
076f82
-	notw	%cx
076f82
-	shlq	$32, %rcx
076f82
-	jnz	L(loop_end_ret)
076f82
-
076f82
-	addq	$48, %rdi
076f82
-	addq	$48, %rsi
076f82
-	movq	%rax, %rcx
076f82
-
076f82
-	.p2align 4,, 6
076f82
-L(loop_end_ret):
076f82
-	bsfq	%rcx, %rcx
076f82
-# ifdef USE_AS_WMEMCMP
076f82
-	movl	(%rdi, %rcx), %eax
076f82
-	xorl	%edx, %edx
076f82
-	cmpl	(%rsi, %rcx), %eax
076f82
-	setg	%dl
076f82
-	leal	-1(%rdx, %rdx), %eax
076f82
-# else
076f82
-	movzbl	(%rdi, %rcx), %eax
076f82
-	movzbl	(%rsi, %rcx), %ecx
076f82
-	subl	%ecx, %eax
076f82
-# endif
076f82
-	ret
076f82
-END (MEMCMP)
076f82
-#endif