|
 |
b1dca6 |
commit fb4c32aef64500c65c7fc95ca06d7e17d467be45
|
|
|
b1dca6 |
Author: H.J. Lu <hjl.tools@gmail.com>
|
|
|
b1dca6 |
Date: Mon Aug 6 06:25:28 2018 -0700
|
|
|
b1dca6 |
|
|
|
b1dca6 |
x86: Move STATE_SAVE_OFFSET/STATE_SAVE_MASK to sysdep.h
|
|
|
b1dca6 |
|
|
|
b1dca6 |
Move STATE_SAVE_OFFSET and STATE_SAVE_MASK to sysdep.h to make
|
|
|
b1dca6 |
sysdeps/x86/cpu-features.h a C header file.
|
|
|
b1dca6 |
|
|
|
b1dca6 |
* sysdeps/x86/cpu-features.h (STATE_SAVE_OFFSET): Removed.
|
|
|
b1dca6 |
(STATE_SAVE_MASK): Likewise.
|
|
|
b1dca6 |
Don't check __ASSEMBLER__ to include <cpu-features-offsets.h>.
|
|
|
b1dca6 |
* sysdeps/x86/sysdep.h (STATE_SAVE_OFFSET): New.
|
|
|
b1dca6 |
(STATE_SAVE_MASK): Likewise.
|
|
|
b1dca6 |
* sysdeps/x86_64/dl-trampoline.S: Include <cpu-features-offsets.h>
|
|
|
b1dca6 |
instead of <cpu-features.h>.
|
|
|
b1dca6 |
|
|
|
b1dca6 |
diff --git a/sysdeps/x86/cpu-features.h b/sysdeps/x86/cpu-features.h
|
|
|
b1dca6 |
index 4c6d08c709eea204..d342664c64ab7aa1 100644
|
|
|
b1dca6 |
--- a/sysdeps/x86/cpu-features.h
|
|
|
b1dca6 |
+++ b/sysdeps/x86/cpu-features.h
|
|
|
b1dca6 |
@@ -92,18 +92,6 @@
|
|
|
b1dca6 |
/* The current maximum size of the feature integer bit array. */
|
|
|
b1dca6 |
#define FEATURE_INDEX_MAX 1
|
|
|
b1dca6 |
|
|
|
b1dca6 |
-/* Offset for fxsave/xsave area used by _dl_runtime_resolve. Also need
|
|
|
b1dca6 |
- space to preserve RCX, RDX, RSI, RDI, R8, R9 and RAX. It must be
|
|
|
b1dca6 |
- aligned to 16 bytes for fxsave and 64 bytes for xsave. */
|
|
|
b1dca6 |
-#define STATE_SAVE_OFFSET (8 * 7 + 8)
|
|
|
b1dca6 |
-
|
|
|
b1dca6 |
-/* Save SSE, AVX, AVX512, mask and bound registers. */
|
|
|
b1dca6 |
-#define STATE_SAVE_MASK \
|
|
|
b1dca6 |
- ((1 << 1) | (1 << 2) | (1 << 3) | (1 << 5) | (1 << 6) | (1 << 7))
|
|
|
b1dca6 |
-
|
|
|
b1dca6 |
-#ifdef __ASSEMBLER__
|
|
|
b1dca6 |
-# include <cpu-features-offsets.h>
|
|
|
b1dca6 |
-#else /* __ASSEMBLER__ */
|
|
|
b1dca6 |
enum
|
|
|
b1dca6 |
{
|
|
|
b1dca6 |
COMMON_CPUID_INDEX_1 = 0,
|
|
|
b1dca6 |
@@ -267,8 +255,6 @@ extern const struct cpu_features *__get_cpu_features (void)
|
|
|
b1dca6 |
# define index_arch_XSAVEC_Usable FEATURE_INDEX_1
|
|
|
b1dca6 |
# define index_arch_Prefer_FSRM FEATURE_INDEX_1
|
|
|
b1dca6 |
|
|
|
b1dca6 |
-#endif /* !__ASSEMBLER__ */
|
|
|
b1dca6 |
-
|
|
|
b1dca6 |
#ifdef __x86_64__
|
|
|
b1dca6 |
# define HAS_CPUID 1
|
|
|
b1dca6 |
#elif defined __i586__ || defined __pentium__
|
|
|
b1dca6 |
diff --git a/sysdeps/x86/sysdep.h b/sysdeps/x86/sysdep.h
|
|
|
b1dca6 |
index 8776ad8374e056d3..f41f4ebd425cfbaf 100644
|
|
|
b1dca6 |
--- a/sysdeps/x86/sysdep.h
|
|
|
b1dca6 |
+++ b/sysdeps/x86/sysdep.h
|
|
|
b1dca6 |
@@ -48,6 +48,15 @@ enum cf_protection_level
|
|
|
b1dca6 |
# define SHSTK_ENABLED 0
|
|
|
b1dca6 |
#endif
|
|
|
b1dca6 |
|
|
|
b1dca6 |
+/* Offset for fxsave/xsave area used by _dl_runtime_resolve. Also need
|
|
|
b1dca6 |
+ space to preserve RCX, RDX, RSI, RDI, R8, R9 and RAX. It must be
|
|
|
b1dca6 |
+ aligned to 16 bytes for fxsave and 64 bytes for xsave. */
|
|
|
b1dca6 |
+#define STATE_SAVE_OFFSET (8 * 7 + 8)
|
|
|
b1dca6 |
+
|
|
|
b1dca6 |
+/* Save SSE, AVX, AVX512, mask and bound registers. */
|
|
|
b1dca6 |
+#define STATE_SAVE_MASK \
|
|
|
b1dca6 |
+ ((1 << 1) | (1 << 2) | (1 << 3) | (1 << 5) | (1 << 6) | (1 << 7))
|
|
|
b1dca6 |
+
|
|
|
b1dca6 |
#ifdef __ASSEMBLER__
|
|
|
b1dca6 |
|
|
|
b1dca6 |
/* Syntactic details of assembler. */
|
|
|
b1dca6 |
diff --git a/sysdeps/x86_64/dl-trampoline.S b/sysdeps/x86_64/dl-trampoline.S
|
|
|
b1dca6 |
index ef1425cbb909529a..fd918510fe155733 100644
|
|
|
b1dca6 |
--- a/sysdeps/x86_64/dl-trampoline.S
|
|
|
b1dca6 |
+++ b/sysdeps/x86_64/dl-trampoline.S
|
|
|
b1dca6 |
@@ -18,7 +18,7 @@
|
|
|
b1dca6 |
|
|
|
b1dca6 |
#include <config.h>
|
|
|
b1dca6 |
#include <sysdep.h>
|
|
|
b1dca6 |
-#include <cpu-features.h>
|
|
|
b1dca6 |
+#include <cpu-features-offsets.h>
|
|
|
b1dca6 |
#include <link-defines.h>
|
|
|
b1dca6 |
|
|
|
b1dca6 |
#ifndef DL_STACK_ALIGNMENT
|