Blame SOURCES/glibc-rh1498925-2.patch
|
 |
00db10 |
The memmove related fix is dropped in this patch because rhel-7.5
|
|
|
00db10 |
does not have optimized memmove for POWER7.
|
|
|
00db10 |
|
|
|
00db10 |
commit 63da5cd4a097d089033d980c42254c3356fa723f
|
|
|
00db10 |
Author: Rajalakshmi Srinivasaraghavan <raji@linux.vnet.ibm.com>
|
|
|
00db10 |
Date: Wed Oct 25 13:13:53 2017 -0200
|
|
|
00db10 |
|
|
|
00db10 |
powerpc: Replace lxvd2x/stxvd2x with lvx/stvx in P7's memcpy/memmove
|
|
|
00db10 |
|
|
|
00db10 |
POWER9 DD2.1 and earlier has an issue where some cache inhibited
|
|
|
00db10 |
vector load traps to the kernel, causing a performance degradation. To
|
|
|
00db10 |
handle this in memcpy and memmove, lvx/stvx is used for aligned
|
|
|
00db10 |
addresses instead of lxvd2x/stxvd2x.
|
|
|
00db10 |
|
|
|
00db10 |
Reference: https://patchwork.ozlabs.org/patch/814059/
|
|
|
00db10 |
|
|
|
00db10 |
* sysdeps/powerpc/powerpc64/power7/memcpy.S: Replace
|
|
|
00db10 |
lxvd2x/stxvd2x with lvx/stvx.
|
|
|
00db10 |
* sysdeps/powerpc/powerpc64/power7/memmove.S: Likewise.
|
|
|
00db10 |
|
|
|
00db10 |
Reviewed-by: Tulio Magno Quites Machado Filho <tuliom@linux.vnet.ibm.com>
|
|
|
00db10 |
Reviewed-by: Adhemerval Zanella <adhemerval.zanella@linaro.org>
|
|
|
00db10 |
|
|
|
00db10 |
diff --git a/sysdeps/powerpc/powerpc64/power7/memcpy.S b/sysdeps/powerpc/powerpc64/power7/memcpy.S
|
|
|
00db10 |
index 1ccbc2e..a7cdf8b 100644
|
|
|
00db10 |
--- a/sysdeps/powerpc/powerpc64/power7/memcpy.S
|
|
|
00db10 |
+++ b/sysdeps/powerpc/powerpc64/power7/memcpy.S
|
|
|
00db10 |
@@ -91,63 +91,63 @@ L(aligned_copy):
|
|
|
00db10 |
srdi 12,cnt,7
|
|
|
00db10 |
cmpdi 12,0
|
|
|
00db10 |
beq L(aligned_tail)
|
|
|
00db10 |
- lxvd2x 6,0,src
|
|
|
00db10 |
- lxvd2x 7,src,6
|
|
|
00db10 |
+ lvx 6,0,src
|
|
|
00db10 |
+ lvx 7,src,6
|
|
|
00db10 |
mtctr 12
|
|
|
00db10 |
b L(aligned_128loop)
|
|
|
00db10 |
|
|
|
00db10 |
.align 4
|
|
|
00db10 |
L(aligned_128head):
|
|
|
00db10 |
/* for the 2nd + iteration of this loop. */
|
|
|
00db10 |
- lxvd2x 6,0,src
|
|
|
00db10 |
- lxvd2x 7,src,6
|
|
|
00db10 |
+ lvx 6,0,src
|
|
|
00db10 |
+ lvx 7,src,6
|
|
|
00db10 |
L(aligned_128loop):
|
|
|
00db10 |
- lxvd2x 8,src,7
|
|
|
00db10 |
- lxvd2x 9,src,8
|
|
|
00db10 |
- stxvd2x 6,0,dst
|
|
|
00db10 |
+ lvx 8,src,7
|
|
|
00db10 |
+ lvx 9,src,8
|
|
|
00db10 |
+ stvx 6,0,dst
|
|
|
00db10 |
addi src,src,64
|
|
|
00db10 |
- stxvd2x 7,dst,6
|
|
|
00db10 |
- stxvd2x 8,dst,7
|
|
|
00db10 |
- stxvd2x 9,dst,8
|
|
|
00db10 |
- lxvd2x 6,0,src
|
|
|
00db10 |
- lxvd2x 7,src,6
|
|
|
00db10 |
+ stvx 7,dst,6
|
|
|
00db10 |
+ stvx 8,dst,7
|
|
|
00db10 |
+ stvx 9,dst,8
|
|
|
00db10 |
+ lvx 6,0,src
|
|
|
00db10 |
+ lvx 7,src,6
|
|
|
00db10 |
addi dst,dst,64
|
|
|
00db10 |
- lxvd2x 8,src,7
|
|
|
00db10 |
- lxvd2x 9,src,8
|
|
|
00db10 |
+ lvx 8,src,7
|
|
|
00db10 |
+ lvx 9,src,8
|
|
|
00db10 |
addi src,src,64
|
|
|
00db10 |
- stxvd2x 6,0,dst
|
|
|
00db10 |
- stxvd2x 7,dst,6
|
|
|
00db10 |
- stxvd2x 8,dst,7
|
|
|
00db10 |
- stxvd2x 9,dst,8
|
|
|
00db10 |
+ stvx 6,0,dst
|
|
|
00db10 |
+ stvx 7,dst,6
|
|
|
00db10 |
+ stvx 8,dst,7
|
|
|
00db10 |
+ stvx 9,dst,8
|
|
|
00db10 |
addi dst,dst,64
|
|
|
00db10 |
bdnz L(aligned_128head)
|
|
|
00db10 |
|
|
|
00db10 |
L(aligned_tail):
|
|
|
00db10 |
mtocrf 0x01,cnt
|
|
|
00db10 |
bf 25,32f
|
|
|
00db10 |
- lxvd2x 6,0,src
|
|
|
00db10 |
- lxvd2x 7,src,6
|
|
|
00db10 |
- lxvd2x 8,src,7
|
|
|
00db10 |
- lxvd2x 9,src,8
|
|
|
00db10 |
+ lvx 6,0,src
|
|
|
00db10 |
+ lvx 7,src,6
|
|
|
00db10 |
+ lvx 8,src,7
|
|
|
00db10 |
+ lvx 9,src,8
|
|
|
00db10 |
addi src,src,64
|
|
|
00db10 |
- stxvd2x 6,0,dst
|
|
|
00db10 |
- stxvd2x 7,dst,6
|
|
|
00db10 |
- stxvd2x 8,dst,7
|
|
|
00db10 |
- stxvd2x 9,dst,8
|
|
|
00db10 |
+ stvx 6,0,dst
|
|
|
00db10 |
+ stvx 7,dst,6
|
|
|
00db10 |
+ stvx 8,dst,7
|
|
|
00db10 |
+ stvx 9,dst,8
|
|
|
00db10 |
addi dst,dst,64
|
|
|
00db10 |
32:
|
|
|
00db10 |
bf 26,16f
|
|
|
00db10 |
- lxvd2x 6,0,src
|
|
|
00db10 |
- lxvd2x 7,src,6
|
|
|
00db10 |
+ lvx 6,0,src
|
|
|
00db10 |
+ lvx 7,src,6
|
|
|
00db10 |
addi src,src,32
|
|
|
00db10 |
- stxvd2x 6,0,dst
|
|
|
00db10 |
- stxvd2x 7,dst,6
|
|
|
00db10 |
+ stvx 6,0,dst
|
|
|
00db10 |
+ stvx 7,dst,6
|
|
|
00db10 |
addi dst,dst,32
|
|
|
00db10 |
16:
|
|
|
00db10 |
bf 27,8f
|
|
|
00db10 |
- lxvd2x 6,0,src
|
|
|
00db10 |
+ lvx 6,0,src
|
|
|
00db10 |
addi src,src,16
|
|
|
00db10 |
- stxvd2x 6,0,dst
|
|
|
00db10 |
+ stvx 6,0,dst
|
|
|
00db10 |
addi dst,dst,16
|
|
|
00db10 |
8:
|
|
|
00db10 |
bf 28,4f
|