Tree - rpms/glibc - CentOS Git server

Blob History Raw

		bca718	`commit a88dadbed5d7589ac7880efe62ea511844107795`
		bca718	`Author: Wilco <wdijkstr@arm.com>`
		bca718	`Date: Mon Jun 2 12:44:21 2014 +0100`
		bca718
		bca718	`[AArch64] Remove ISB after FPCR write.`
		bca718
		bca718	`diff --git a/ports/sysdeps/aarch64/fpu/fpu_control.h b/ports/sysdeps/aarch64/fpu/fpu_control.h`
		bca718	`index 6a265e8..d5a890d 100644`
		bca718	`--- a/ports/sysdeps/aarch64/fpu/fpu_control.h`
		bca718	`+++ b/ports/sysdeps/aarch64/fpu/fpu_control.h`
		bca718	`@@ -24,11 +24,8 @@`
		bca718	`#define _FPU_GETCW(fpcr) \`
		bca718	`__asm__ __volatile__ ("mrs %0, fpcr" : "=r" (fpcr))`
		bca718
		bca718	`-#define _FPU_SETCW(fpcr) \`
		bca718	`- { \`
		bca718	`- __asm__ __volatile__ ("msr fpcr, %0" : : "r" (fpcr)); \`
		bca718	`- __asm__ __volatile__ ("isb"); \`
		bca718	`- }`
		bca718	`+#define _FPU_SETCW(fpcr) \`
		bca718	`+ __asm__ __volatile__ ("msr fpcr, %0" : : "r" (fpcr))`
		bca718
		bca718	`#define _FPU_GETFPSR(fpsr) \`
		bca718	`__asm__ __volatile__ ("mrs %0, fpsr" : "=r" (fpsr))`