|
 |
00db10 |
# commit 9c008155b7d5d1bd81d909497850a2ece28aec50
|
|
|
00db10 |
# Author: Alan Modra <amodra@gmail.com>
|
|
|
00db10 |
# Date: Sat Aug 17 18:31:05 2013 +0930
|
|
|
00db10 |
#
|
|
|
00db10 |
# PowerPC floating point little-endian [11 of 15]
|
|
|
00db10 |
# http://sourceware.org/ml/libc-alpha/2013-07/msg00202.html
|
|
|
00db10 |
#
|
|
|
00db10 |
# Another little-endian fix.
|
|
|
00db10 |
#
|
|
|
00db10 |
# * sysdeps/powerpc/fpu_control.h (_FPU_GETCW): Rewrite using
|
|
|
00db10 |
# 64-bit int/double union.
|
|
|
00db10 |
# (_FPU_SETCW): Likewise.
|
|
|
00db10 |
# * sysdeps/powerpc/fpu/tst-setcontext-fpscr.c (_GET_DI_FPSCR): Likewise.
|
|
|
00db10 |
# (_SET_DI_FPSCR, _GET_SI_FPSCR, _SET_SI_FPSCR): Likewise.
|
|
|
00db10 |
#
|
|
|
00db10 |
diff -urN glibc-2.17-c758a686/sysdeps/powerpc/fpu/fpu_control.h glibc-2.17-c758a686/sysdeps/powerpc/fpu/fpu_control.h
|
|
|
00db10 |
--- glibc-2.17-c758a686/sysdeps/powerpc/fpu/fpu_control.h 2014-05-27 22:40:18.000000000 -0500
|
|
|
00db10 |
+++ glibc-2.17-c758a686/sysdeps/powerpc/fpu/fpu_control.h 2014-05-27 22:43:40.000000000 -0500
|
|
|
00db10 |
@@ -45,22 +45,26 @@
|
|
|
00db10 |
#define _FPU_IEEE 0x000000f0
|
|
|
00db10 |
|
|
|
00db10 |
/* Type of the control word. */
|
|
|
00db10 |
-typedef unsigned int fpu_control_t __attribute__ ((__mode__ (__SI__)));
|
|
|
00db10 |
+typedef unsigned int fpu_control_t;
|
|
|
00db10 |
|
|
|
00db10 |
/* Macros for accessing the hardware control word. */
|
|
|
00db10 |
-#define _FPU_GETCW(__cw) ( { \
|
|
|
00db10 |
- union { double d; fpu_control_t cw[2]; } \
|
|
|
00db10 |
- tmp __attribute__ ((__aligned__(8))); \
|
|
|
00db10 |
- __asm__ ("mffs 0; stfd%U0 0,%0" : "=m" (tmp.d) : : "fr0"); \
|
|
|
00db10 |
- (__cw)=tmp.cw[1]; \
|
|
|
00db10 |
- tmp.cw[1]; } )
|
|
|
00db10 |
-#define _FPU_SETCW(__cw) { \
|
|
|
00db10 |
- union { double d; fpu_control_t cw[2]; } \
|
|
|
00db10 |
- tmp __attribute__ ((__aligned__(8))); \
|
|
|
00db10 |
- tmp.cw[0] = 0xFFF80000; /* More-or-less arbitrary; this is a QNaN. */ \
|
|
|
00db10 |
- tmp.cw[1] = __cw; \
|
|
|
00db10 |
- __asm__ ("lfd%U0 0,%0; mtfsf 255,0" : : "m" (tmp.d) : "fr0"); \
|
|
|
00db10 |
-}
|
|
|
00db10 |
+#define _FPU_GETCW(cw) \
|
|
|
00db10 |
+ ({union { double __d; unsigned long long __ll; } __u; \
|
|
|
00db10 |
+ register double __fr; \
|
|
|
00db10 |
+ __asm__ ("mffs %0" : "=f" (__fr)); \
|
|
|
00db10 |
+ __u.__d = __fr; \
|
|
|
00db10 |
+ (cw) = (fpu_control_t) __u.__ll; \
|
|
|
00db10 |
+ (fpu_control_t) __u.__ll; \
|
|
|
00db10 |
+ })
|
|
|
00db10 |
+
|
|
|
00db10 |
+#define _FPU_SETCW(cw) \
|
|
|
00db10 |
+ { union { double __d; unsigned long long __ll; } __u; \
|
|
|
00db10 |
+ register double __fr; \
|
|
|
00db10 |
+ __u.__ll = 0xfff80000LL << 32; /* This is a QNaN. */ \
|
|
|
00db10 |
+ __u.__ll |= (cw) & 0xffffffffLL; \
|
|
|
00db10 |
+ __fr = __u.__d; \
|
|
|
00db10 |
+ __asm__ ("mtfsf 255,%0" : : "f" (__fr)); \
|
|
|
00db10 |
+ }
|
|
|
00db10 |
|
|
|
00db10 |
/* Default control word set at startup. */
|
|
|
00db10 |
extern fpu_control_t __fpu_control;
|
|
|
00db10 |
diff -urN glibc-2.17-c758a686/sysdeps/powerpc/fpu/tst-setcontext-fpscr.c glibc-2.17-c758a686/sysdeps/powerpc/fpu/tst-setcontext-fpscr.c
|
|
|
00db10 |
--- glibc-2.17-c758a686/sysdeps/powerpc/fpu/tst-setcontext-fpscr.c 2014-05-27 22:40:18.000000000 -0500
|
|
|
00db10 |
+++ glibc-2.17-c758a686/sysdeps/powerpc/fpu/tst-setcontext-fpscr.c 2014-05-27 22:40:21.000000000 -0500
|
|
|
00db10 |
@@ -83,7 +83,7 @@
|
|
|
00db10 |
return 0;
|
|
|
00db10 |
}
|
|
|
00db10 |
|
|
|
00db10 |
-typedef unsigned long long di_fpscr_t __attribute__ ((__mode__ (__DI__)));
|
|
|
00db10 |
+typedef unsigned int di_fpscr_t __attribute__ ((__mode__ (__DI__)));
|
|
|
00db10 |
typedef unsigned int si_fpscr_t __attribute__ ((__mode__ (__SI__)));
|
|
|
00db10 |
|
|
|
00db10 |
#define _FPSCR_RESERVED 0xfffffff8ffffff04ULL
|
|
|
00db10 |
@@ -95,50 +95,51 @@
|
|
|
00db10 |
#define _FPSCR_TEST1_RN 0x0000000000000002ULL
|
|
|
00db10 |
|
|
|
00db10 |
/* Macros for accessing the hardware control word on Power6[x]. */
|
|
|
00db10 |
-# define _GET_DI_FPSCR(__fpscr) ({ \
|
|
|
00db10 |
- union { double d; \
|
|
|
00db10 |
- di_fpscr_t fpscr; } \
|
|
|
00db10 |
- tmp __attribute__ ((__aligned__(8))); \
|
|
|
00db10 |
- __asm__ ("mffs 0; stfd%U0 0,%0" : "=m" (tmp.d) : : "fr0"); \
|
|
|
00db10 |
- (__fpscr)=tmp.fpscr; \
|
|
|
00db10 |
- tmp.fpscr; })
|
|
|
00db10 |
+#define _GET_DI_FPSCR(__fpscr) \
|
|
|
00db10 |
+ ({union { double d; di_fpscr_t fpscr; } u; \
|
|
|
00db10 |
+ register double fr; \
|
|
|
00db10 |
+ __asm__ ("mffs %0" : "=f" (fr)); \
|
|
|
00db10 |
+ u.d = fr; \
|
|
|
00db10 |
+ (__fpscr) = u.fpscr; \
|
|
|
00db10 |
+ u.fpscr; \
|
|
|
00db10 |
+ })
|
|
|
00db10 |
|
|
|
00db10 |
-/* We make sure to zero fp0 after we use it in order to prevent stale data
|
|
|
00db10 |
+/* We make sure to zero fp after we use it in order to prevent stale data
|
|
|
00db10 |
in an fp register from making a test-case pass erroneously. */
|
|
|
00db10 |
-# define _SET_DI_FPSCR(__fpscr) { \
|
|
|
00db10 |
- union { double d; di_fpscr_t fpscr; } \
|
|
|
00db10 |
- tmp __attribute__ ((__aligned__(8))); \
|
|
|
00db10 |
- tmp.fpscr = __fpscr; \
|
|
|
00db10 |
- /* Set the entire 64-bit FPSCR. */ \
|
|
|
00db10 |
- __asm__ ("lfd%U0 0,%0; " \
|
|
|
00db10 |
- ".machine push; " \
|
|
|
00db10 |
- ".machine \"power6\"; " \
|
|
|
00db10 |
- "mtfsf 255,0,1,0; " \
|
|
|
00db10 |
- ".machine pop" : : "m" (tmp.d) : "fr0"); \
|
|
|
00db10 |
- tmp.d = 0; \
|
|
|
00db10 |
- __asm__("lfd%U0 0,%0" : : "m" (tmp.d) : "fr0"); \
|
|
|
00db10 |
-}
|
|
|
00db10 |
-
|
|
|
00db10 |
-# define _GET_SI_FPSCR(__fpscr) ({ \
|
|
|
00db10 |
- union { double d; \
|
|
|
00db10 |
- si_fpscr_t cw[2]; } \
|
|
|
00db10 |
- tmp __attribute__ ((__aligned__(8))); \
|
|
|
00db10 |
- __asm__ ("mffs 0; stfd%U0 0,%0" : "=m" (tmp.d) : : "fr0"); \
|
|
|
00db10 |
- (__fpscr)=tmp.cw[1]; \
|
|
|
00db10 |
- tmp.cw[0]; })
|
|
|
00db10 |
+# define _SET_DI_FPSCR(__fpscr) \
|
|
|
00db10 |
+ { union { double d; di_fpscr_t fpscr; } u; \
|
|
|
00db10 |
+ register double fr; \
|
|
|
00db10 |
+ u.fpscr = __fpscr; \
|
|
|
00db10 |
+ fr = u.d; \
|
|
|
00db10 |
+ /* Set the entire 64-bit FPSCR. */ \
|
|
|
00db10 |
+ __asm__ (".machine push; " \
|
|
|
00db10 |
+ ".machine \"power6\"; " \
|
|
|
00db10 |
+ "mtfsf 255,%0,1,0; " \
|
|
|
00db10 |
+ ".machine pop" : : "f" (fr)); \
|
|
|
00db10 |
+ fr = 0.0; \
|
|
|
00db10 |
+ }
|
|
|
00db10 |
+
|
|
|
00db10 |
+# define _GET_SI_FPSCR(__fpscr) \
|
|
|
00db10 |
+ ({union { double d; di_fpscr_t fpscr; } u; \
|
|
|
00db10 |
+ register double fr; \
|
|
|
00db10 |
+ __asm__ ("mffs %0" : "=f" (fr)); \
|
|
|
00db10 |
+ u.d = fr; \
|
|
|
00db10 |
+ (__fpscr) = (si_fpscr_t) u.fpscr; \
|
|
|
00db10 |
+ (si_fpscr_t) u.fpscr; \
|
|
|
00db10 |
+ })
|
|
|
00db10 |
|
|
|
00db10 |
-/* We make sure to zero fp0 after we use it in order to prevent stale data
|
|
|
00db10 |
+/* We make sure to zero fp after we use it in order to prevent stale data
|
|
|
00db10 |
in an fp register from making a test-case pass erroneously. */
|
|
|
00db10 |
-# define _SET_SI_FPSCR(__fpscr) { \
|
|
|
00db10 |
- union { double d; si_fpscr_t fpscr[2]; } \
|
|
|
00db10 |
- tmp __attribute__ ((__aligned__(8))); \
|
|
|
00db10 |
- /* More-or-less arbitrary; this is a QNaN. */ \
|
|
|
00db10 |
- tmp.fpscr[0] = 0xFFF80000; \
|
|
|
00db10 |
- tmp.fpscr[1] = __fpscr; \
|
|
|
00db10 |
- __asm__ ("lfd%U0 0,%0; mtfsf 255,0" : : "m" (tmp.d) : "fr0"); \
|
|
|
00db10 |
- tmp.d = 0; \
|
|
|
00db10 |
- __asm__("lfd%U0 0,%0" : : "m" (tmp.d) : "fr0"); \
|
|
|
00db10 |
-}
|
|
|
00db10 |
+# define _SET_SI_FPSCR(__fpscr) \
|
|
|
00db10 |
+ { union { double d; di_fpscr_t fpscr; } u; \
|
|
|
00db10 |
+ register double fr; \
|
|
|
00db10 |
+ /* More-or-less arbitrary; this is a QNaN. */ \
|
|
|
00db10 |
+ u.fpscr = 0xfff80000ULL << 32; \
|
|
|
00db10 |
+ u.fpscr |= __fpscr & 0xffffffffULL; \
|
|
|
00db10 |
+ fr = u.d; \
|
|
|
00db10 |
+ __asm__ ("mtfsf 255,%0" : : "f" (fr)); \
|
|
|
00db10 |
+ fr = 0.0; \
|
|
|
00db10 |
+ }
|
|
|
00db10 |
|
|
|
00db10 |
void prime_special_regs(int which)
|
|
|
00db10 |
{
|