4a80f0
From FEDORA_PATCHES Mon Sep 17 00:00:00 2001
4a80f0
From: Andreas Krebbel <krebbel@linux.ibm.com>
4a80f0
Date: Wed, 4 Aug 2021 16:51:36 +0200
4a80f0
Subject: gdb-rhbz2012819-ibmz-update-4of5.patch
4a80f0
4a80f0
;; IBM Z: Remove lpswey parameter
4a80f0
;; (Andreas Krebbel, RH BZ 2012819)
4a80f0
4a80f0
opcodes/
4a80f0
	* s390-opc.c (INSTR_SIY_RD): New instruction format.
4a80f0
	(MASK_SIY_RD): New instruction mask.
4a80f0
	* s390-opc.txt: Change instruction format of lpswey to SIY_RD.
4a80f0
4a80f0
gas/
4a80f0
	* testsuite/gas/s390/zarch-arch14.d: Remove last operand of
4a80f0
	lpswey.
4a80f0
	* testsuite/gas/s390/zarch-arch14.s: Likewise.
4a80f0
4a80f0
(cherry picked from commit a164bbda300d1da6f97bfa14ba7fa22475e61d17)
4a80f0
4a80f0
diff --git a/opcodes/s390-opc.c b/opcodes/s390-opc.c
4a80f0
--- a/opcodes/s390-opc.c
4a80f0
+++ b/opcodes/s390-opc.c
4a80f0
@@ -442,6 +442,7 @@ const struct s390_operand s390_operands[] =
4a80f0
 #define INSTR_RX_URRD      4, { U4_8,D_20,X_12,B_16,0,0 }        /* e.g. bc    */
4a80f0
 #define INSTR_SI_RD        4, { D_20,B_16,0,0,0,0 }              /* e.g. lpsw  */
4a80f0
 #define INSTR_SI_URD       4, { D_20,B_16,U8_8,0,0,0 }           /* e.g. cli   */
4a80f0
+#define INSTR_SIY_RD       6, { D20_20,B_16,0,0,0,0 }            /* e.g. lpswey*/
4a80f0
 #define INSTR_SIY_URD      6, { D20_20,B_16,U8_8,0,0,0 }         /* e.g. tmy   */
4a80f0
 #define INSTR_SIY_IRD      6, { D20_20,B_16,I8_8,0,0,0 }         /* e.g. asi   */
4a80f0
 #define INSTR_SIL_RDI      6, { D_20,B_16,I16_32,0,0,0 }         /* e.g. chhsi */
4a80f0
@@ -664,6 +665,7 @@ const struct s390_operand s390_operands[] =
4a80f0
 #define MASK_RX_URRD      { 0xff, 0x00, 0x00, 0x00, 0x00, 0x00 }
4a80f0
 #define MASK_SI_RD        { 0xff, 0x00, 0x00, 0x00, 0x00, 0x00 }
4a80f0
 #define MASK_SI_URD       { 0xff, 0x00, 0x00, 0x00, 0x00, 0x00 }
4a80f0
+#define MASK_SIY_RD       { 0xff, 0xff, 0x00, 0x00, 0x00, 0xff }
4a80f0
 #define MASK_SIY_URD      { 0xff, 0x00, 0x00, 0x00, 0x00, 0xff }
4a80f0
 #define MASK_SIY_IRD      { 0xff, 0x00, 0x00, 0x00, 0x00, 0xff }
4a80f0
 #define MASK_SIL_RDI      { 0xff, 0xff, 0x00, 0x00, 0x00, 0x00 }
4a80f0
diff --git a/opcodes/s390-opc.txt b/opcodes/s390-opc.txt
4a80f0
--- a/opcodes/s390-opc.txt
4a80f0
+++ b/opcodes/s390-opc.txt
4a80f0
@@ -2041,6 +2041,6 @@ e60000000055 vcnf VRR_VV0UU2 " " arch14 zarch
4a80f0
 
4a80f0
 b98B rdp RRF_RURR2 " " arch14 zarch optparm
4a80f0
 
4a80f0
-eb0000000071 lpswey SIY_URD " " arch14 zarch
4a80f0
+eb0000000071 lpswey SIY_RD " " arch14 zarch
4a80f0
 b200 lbear S_RD " " arch14 zarch
4a80f0
 b201 stbear S_RD " " arch14 zarch