Blame SOURCES/gdb-rhbz1659535-z15-record-replay.patch

0f42c8
;; Backport z15 record/replay
0f42c8
;; Andreas Arnaz, RH BZ 1659535
0f42c8
0f42c8
commit 6d9d6da48e84a65871a9d72fa785105d603990a6
0f42c8
Author: Andreas Arnez <arnez@linux.ibm.com>
0f42c8
Date:   Wed Oct 9 11:09:22 2019 +0200
0f42c8
0f42c8
    s390: Add record/replay support for arch13 instructions
0f42c8
0f42c8
    Enable recording most of the new "arch13" instructions on z/Architecture
0f42c8
    targets, except for the specialized-function-assist instructions:
0f42c8
0f42c8
      SORTL - sort lists
0f42c8
      DFLTCC - deflate conversion call
0f42c8
      KDSA - compute digital signature authentication
0f42c8
0f42c8
    gdb/ChangeLog:
0f42c8
0f42c8
            * s390-tdep.c (390_process_record): Handle new arch13 instructions
0f42c8
            except SORTL, DFLTCC, and KDSA.
0f42c8
0f42c8
diff --git a/gdb/s390-tdep.c b/gdb/s390-tdep.c
0f42c8
--- a/gdb/s390-tdep.c
0f42c8
+++ b/gdb/s390-tdep.c
0f42c8
@@ -4101,6 +4101,7 @@ ex:
0f42c8
 	case 0xb998: /* ALCR - add logical with carry */
0f42c8
 	case 0xb999: /* SLBR - subtract logical with borrow */
0f42c8
 	case 0xb9f4: /* NRK - and */
0f42c8
+	case 0xb9f5: /* NCRK - and with complement */
0f42c8
 	case 0xb9f6: /* ORK - or */
0f42c8
 	case 0xb9f7: /* XRK - xor */
0f42c8
 	case 0xb9f8: /* ARK - add */
0f42c8
@@ -4133,20 +4134,32 @@ ex:
0f42c8
 	case 0xb919: /* SGFR - subtract */
0f42c8
 	case 0xb91a: /* ALGFR - add logical */
0f42c8
 	case 0xb91b: /* SLGFR - subtract logical */
0f42c8
+	case 0xb964: /* NNGRK - and 64 bit */
0f42c8
+	case 0xb965: /* OCGRK - or with complement 64 bit */
0f42c8
+	case 0xb966: /* NOGRK - or 64 bit */
0f42c8
+	case 0xb967: /* NXGRK - not exclusive or 64 bit */
0f42c8
+	case 0xb974: /* NNRK - and 32 bit */
0f42c8
+	case 0xb975: /* OCRK - or with complement 32 bit */
0f42c8
+	case 0xb976: /* NORK - or 32 bit */
0f42c8
+	case 0xb977: /* NXRK - not exclusive or 32 bit */
0f42c8
 	case 0xb980: /* NGR - and */
0f42c8
 	case 0xb981: /* OGR - or */
0f42c8
 	case 0xb982: /* XGR - xor */
0f42c8
 	case 0xb988: /* ALCGR - add logical with carry */
0f42c8
 	case 0xb989: /* SLBGR - subtract logical with borrow */
0f42c8
+	case 0xb9c0: /* SELFHR - select high */
0f42c8
 	case 0xb9e1: /* POPCNT - population count */
0f42c8
 	case 0xb9e4: /* NGRK - and */
0f42c8
+	case 0xb9e5: /* NCGRK - and with complement */
0f42c8
 	case 0xb9e6: /* OGRK - or */
0f42c8
 	case 0xb9e7: /* XGRK - xor */
0f42c8
 	case 0xb9e8: /* AGRK - add */
0f42c8
 	case 0xb9e9: /* SGRK - subtract */
0f42c8
 	case 0xb9ea: /* ALGRK - add logical */
0f42c8
+	case 0xb9e3: /* SELGR - select 64 bit */
0f42c8
 	case 0xb9eb: /* SLGRK - subtract logical */
0f42c8
 	case 0xb9ed: /* MSGRKC - multiply single 64x64 -> 64 */
0f42c8
+	case 0xb9f0: /* SELR - select 32 bit */
0f42c8
 	case 0xb9fd: /* MSRKC - multiply single 32x32 -> 32 */
0f42c8
 	  /* 64-bit gpr destination + flags */
0f42c8
 	  if (s390_record_gpr_g (gdbarch, regcache, inib[6]))
0f42c8
@@ -4522,7 +4535,13 @@ ex:
0f42c8
 	    return -1;
0f42c8
 	  break;
0f42c8
 
0f42c8
-	/* 0xb932-0xb93b undefined */
0f42c8
+	/* 0xb932-0xb937 undefined */
0f42c8
+
0f42c8
+	/* 0xb938 unsupported: SORTL - sort lists */
0f42c8
+	/* 0xb939 unsupported: DFLTCC - deflate conversion call */
0f42c8
+	/* 0xb93a unsupported: KDSA - compute dig. signature auth. */
0f42c8
+
0f42c8
+	/* 0xb93b undefined */
0f42c8
 
0f42c8
 	case 0xb93c: /* PPNO - perform pseudorandom number operation [partial] */
0f42c8
 	  regcache_raw_read_unsigned (regcache, S390_R1_REGNUM, &tmp);
0f42c8
@@ -5452,6 +5471,13 @@ ex:
0f42c8
 	/* 0xe3ce undefined */
0f42c8
 	/* 0xe3d0-0xe3ff undefined */
0f42c8
 
0f42c8
+	case 0xe601: /* VLEBRH - vector load byte reversed element */
0f42c8
+	case 0xe602: /* VLEBRG - vector load byte reversed element */
0f42c8
+	case 0xe603: /* VLEBRF - vector load byte reversed element */
0f42c8
+	case 0xe604: /* VLLEBRZ - vector load byte rev. el. and zero */
0f42c8
+	case 0xe605: /* VLBRREP - vector load byte rev. el. and replicate */
0f42c8
+	case 0xe606: /* VLBR - vector load byte reversed elements */
0f42c8
+	case 0xe607: /* VLER - vector load elements reversed */
0f42c8
 	case 0xe634: /* VPKZ - vector pack zoned */
0f42c8
 	case 0xe635: /* VLRL - vector load rightmost with immed. length */
0f42c8
 	case 0xe637: /* VLRLR - vector load rightmost with length */
0f42c8
@@ -5514,6 +5540,9 @@ ex:
0f42c8
 	case 0xe77f: /* VSRAB - vector shift right arithmetic by byte */
0f42c8
 	case 0xe784: /* VPDI - vector permute doubleword immediate */
0f42c8
 	case 0xe785: /* VBPERM - vector bit permute */
0f42c8
+	case 0xe786: /* VSLD - vector shift left double by bit */
0f42c8
+	case 0xe787: /* VSRD - vector shift right double by bit */
0f42c8
+	case 0xe78b: /* VSTRS - vector string search */
0f42c8
 	case 0xe78c: /* VPERM - vector permute */
0f42c8
 	case 0xe78d: /* VSEL - vector select */
0f42c8
 	case 0xe78e: /* VFMS - vector fp multiply and subtract */
0f42c8
@@ -5542,10 +5571,10 @@ ex:
0f42c8
 	case 0xe7bc: /* VGFMA - vector Galois field multiply sum and accumulate */
0f42c8
 	case 0xe7bd: /* VSBCBI - vector subtract with borrow compute borrow indication */
0f42c8
 	case 0xe7bf: /* VSBI - vector subtract with borrow indication */
0f42c8
-	case 0xe7c0: /* VCLGD - vector convert to logical 64-bit */
0f42c8
-	case 0xe7c1: /* VCDLG - vector convert from logical 64-bit */
0f42c8
-	case 0xe7c2: /* VCGD - vector convert to fixed 64-bit */
0f42c8
-	case 0xe7c3: /* VCDG - vector convert from fixed 64-bit */
0f42c8
+	case 0xe7c0: /* VCLFP - vector fp convert to logical */
0f42c8
+	case 0xe7c1: /* VCFPL - vector fp convert from logical */
0f42c8
+	case 0xe7c2: /* VCSFP - vector fp convert to fixed */
0f42c8
+	case 0xe7c3: /* VCFPS - vector fp convert from fixed */
0f42c8
 	case 0xe7c4: /* VLDE/VFLL - vector fp load lengthened */
0f42c8
 	case 0xe7c5: /* VLED/VFLR - vector fp load rounded */
0f42c8
 	case 0xe7c7: /* VFI - vector load fp integer */
0f42c8
@@ -5596,6 +5625,7 @@ ex:
0f42c8
 	    return -1;
0f42c8
 	  break;
0f42c8
 
0f42c8
+	case 0xe609: /* VSTEBRH - vector store byte reversed element */
0f42c8
 	case 0xe709: /* VSTEH - vector store element */
0f42c8
 	  oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
0f42c8
 	  if (record_full_arch_list_add_mem (oaddr, 2))
0f42c8
@@ -5604,6 +5634,7 @@ ex:
0f42c8
 	    return -1;
0f42c8
 	  break;
0f42c8
 
0f42c8
+	case 0xe60a: /* VSTEBRG - vector store byte reversed element */
0f42c8
 	case 0xe70a: /* VSTEG - vector store element */
0f42c8
 	  oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
0f42c8
 	  if (record_full_arch_list_add_mem (oaddr, 8))
0f42c8
@@ -5612,6 +5643,7 @@ ex:
0f42c8
 	    return -1;
0f42c8
 	  break;
0f42c8
 
0f42c8
+	case 0xe60b: /* VSTEBRF - vector store byte reversed element */
0f42c8
 	case 0xe70b: /* VSTEF - vector store element */
0f42c8
 	  oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
0f42c8
 	  if (record_full_arch_list_add_mem (oaddr, 4))
0f42c8
@@ -5622,6 +5654,8 @@ ex:
0f42c8
 
0f42c8
 	/* 0xe70c-0xe70d undefined */
0f42c8
 
0f42c8
+	case 0xe60e: /* VSTBR - vector store byte reversed elements */
0f42c8
+	case 0xe60f: /* VSTER - vector store elements reversed */
0f42c8
 	case 0xe70e: /* VST - vector store */
0f42c8
 	  oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
0f42c8
 	  if (record_full_arch_list_add_mem (oaddr, 16))
0f42c8
@@ -6201,7 +6235,16 @@ ex:
0f42c8
       /* SSE/SIL-format instruction */
0f42c8
       switch (insn[0])
0f42c8
 	{
0f42c8
-	/* 0xe500-0xe543 undefined, privileged, or unsupported */
0f42c8
+	/* 0xe500-0xe509 undefined, privileged, or unsupported */
0f42c8
+
0f42c8
+	case 0xe50a: /* MVCRL - move right to left */
0f42c8
+	  regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
0f42c8
+	  oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
0f42c8
+	  if (record_full_arch_list_add_mem (oaddr, (tmp & 0xff) + 1))
0f42c8
+	    return -1;
0f42c8
+	  break;
0f42c8
+
0f42c8
+	/* 0xe50b-0xe543 undefined, privileged, or unsupported */
0f42c8
 
0f42c8
 	case 0xe544: /* MVHHI - move */
0f42c8
 	  oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);