|
 |
a094f6 |
commit 1437d0631b209500db8371c425e896deb66ec9f9
|
|
|
a094f6 |
Author: Peter Bergner <bergner@vnet.ibm.com>
|
|
|
a094f6 |
Date: Wed Mar 8 14:00:42 2017 -0600
|
|
|
a094f6 |
|
|
|
a094f6 |
Add support for the new 'lnia' extended mnemonic.
|
|
|
a094f6 |
|
|
|
a094f6 |
opcodes/
|
|
|
a094f6 |
* ppc-opc.c (powerpc_opcodes) <lnia>: New extended mnemonic.
|
|
|
a094f6 |
|
|
|
a094f6 |
gas/
|
|
|
a094f6 |
* testsuite/gas/ppc/power9.d <lnia> New test.
|
|
|
a094f6 |
* testsuite/gas/ppc/power9.s: Likewise.
|
|
|
a094f6 |
|
|
|
a094f6 |
### a/opcodes/ChangeLog
|
|
|
a094f6 |
### b/opcodes/ChangeLog
|
|
|
a094f6 |
## -1,3 +1,7 @@
|
|
|
a094f6 |
+2017-03-08 Peter Bergner <bergner@vnet.ibm.com>
|
|
|
a094f6 |
+
|
|
|
a094f6 |
+ * ppc-opc.c (powerpc_opcodes) <lnia>: New extended mnemonic.
|
|
|
a094f6 |
+
|
|
|
a094f6 |
2017-03-06 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
a094f6 |
|
|
|
a094f6 |
* i386-dis.c (REG_0F1E_MOD_3): New enum.
|
|
|
a094f6 |
--- a/opcodes/ppc-opc.c
|
|
|
a094f6 |
+++ b/opcodes/ppc-opc.c
|
|
|
a094f6 |
@@ -2552,6 +2552,8 @@ extract_vleil (unsigned long insn,
|
|
|
a094f6 |
/* An DX form instruction. */
|
|
|
a094f6 |
#define DX(op, xop) (OP (op) | ((((unsigned long)(xop)) & 0x1f) << 1))
|
|
|
a094f6 |
#define DX_MASK DX (0x3f, 0x1f)
|
|
|
a094f6 |
+/* An DX form instruction with the D bits specified. */
|
|
|
a094f6 |
+#define NODX_MASK (DX_MASK | 0x1fffc1)
|
|
|
a094f6 |
|
|
|
a094f6 |
/* An EVSEL form instruction. */
|
|
|
a094f6 |
#define EVSEL(op, xop) (OP (op) | (((unsigned long)(xop)) & 0xff) << 3)
|
|
|
a094f6 |
@@ -4264,6 +4266,7 @@ const struct powerpc_opcode powerpc_opcodes[] = {
|
|
|
a094f6 |
|
|
|
a094f6 |
{"mcrf", XL(19,0), XLBB_MASK|(3<<21)|(3<<16), COM, PPCVLE, {BF, BFA}},
|
|
|
a094f6 |
|
|
|
a094f6 |
+{"lnia", DX(19,2), NODX_MASK, POWER9, PPCVLE, {RT}},
|
|
|
a094f6 |
{"addpcis", DX(19,2), DX_MASK, POWER9, PPCVLE, {RT, DXD}},
|
|
|
a094f6 |
{"subpcis", DX(19,2), DX_MASK, POWER9, PPCVLE, {RT, NDXD}},
|
|
|
a094f6 |
|