Blame SOURCES/gdb-rhbz1320945-power9-26of38.patch

a094f6
commit b817670b52b7414d592cbfd96fd77cf725a33413
a094f6
Author: Alan Modra <amodra@gmail.com>
a094f6
Date:   Sat Dec 12 17:26:33 2015 +1030
a094f6
a094f6
    Enable 2 operand form of powerpc mfcr with -many
a094f6
    
a094f6
    This is a workaround for a gcc bug.
a094f6
    
a094f6
            PR 19359
a094f6
            * ppc-opc.c (insert_fxm): Remove "ignored" from error message.
a094f6
            (powerpc_opcodes): Remove single-operand mfcr.
a094f6
a094f6
### a/opcodes/ChangeLog
a094f6
### b/opcodes/ChangeLog
a094f6
## -1,3 +1,9 @@
a094f6
+2015-12-12  Alan Modra  <amodra@gmail.com>
a094f6
+
a094f6
+	PR 19359
a094f6
+	* ppc-opc.c (insert_fxm): Remove "ignored" from error message.
a094f6
+	(powerpc_opcodes): Remove single-operand mfcr.
a094f6
+
a094f6
 2015-12-11  Matthew Wahab  <matthew.wahab@arm.com>
a094f6
 
a094f6
 	* aarch64-asm.c (aarch64_ins_hint): New.
a094f6
--- a/opcodes/ppc-opc.c
a094f6
+++ b/opcodes/ppc-opc.c
a094f6
@@ -1434,7 +1434,7 @@ insert_fxm (unsigned long insn,
a094f6
       /* A value of -1 means we used the one operand form of
a094f6
 	 mfcr which is valid.  */
a094f6
       if (value != -1)
a094f6
-        *errmsg = _("ignoring invalid mfcr mask");
a094f6
+        *errmsg = _("invalid mfcr mask");
a094f6
       value = 0;
a094f6
     }
a094f6
 
a094f6
@@ -4742,8 +4742,7 @@ const struct powerpc_opcode powerpc_opcodes[] = {
a094f6
 {"tlbilxva",	XTO(31,18,3),	XTO_MASK, E500MC|PPCA2,	PPCNONE,	{RA0, RB}},
a094f6
 {"tlbilx",	X(31,18),	X_MASK,   E500MC|PPCA2,	PPCNONE,	{T, RA0, RB}},
a094f6
 
a094f6
-{"mfcr",	XFXM(31,19,0,0), XFXFXM_MASK, POWER4,	PPCNONE,	{RT, FXM4}},
a094f6
-{"mfcr",	XFXM(31,19,0,0), XRARB_MASK, COM|PPCVLE, POWER4,	{RT}},
a094f6
+{"mfcr",	XFXM(31,19,0,0), XFXFXM_MASK, COM|PPCVLE, PPCNONE,	{RT, FXM4}},
a094f6
 {"mfocrf",	XFXM(31,19,0,1), XFXFXM_MASK, COM|PPCVLE, PPCNONE,	{RT, FXM}},
a094f6
 
a094f6
 {"lwarx",	X(31,20),	XEH_MASK,    PPC|PPCVLE, PPCNONE,	{RT, RA0, RB, EH}},