|
 |
2c2fa1 |
commit 12e87fac5c760b04eed4f5a5948c2dfd6ec8f6d8
|
|
|
2c2fa1 |
Author: Jan Beulich <jbeulich@novell.com>
|
|
|
2c2fa1 |
Date: Tue Oct 21 09:56:38 2014 +0200
|
|
|
2c2fa1 |
|
|
|
2c2fa1 |
ppc: enable msgclr and msgsnd on Power8
|
|
|
2c2fa1 |
|
|
|
2c2fa1 |
According to my reading of the spec it was an oversight for them to
|
|
|
2c2fa1 |
not having got enabled when Power8 support got added.
|
|
|
2c2fa1 |
|
|
|
2c2fa1 |
### a/opcodes/ChangeLog
|
|
|
2c2fa1 |
### b/opcodes/ChangeLog
|
|
|
2c2fa1 |
## -1,3 +1,7 @@
|
|
|
2c2fa1 |
+2014-10-21 Jan Beulich <jbeulich@suse.com>
|
|
|
2c2fa1 |
+
|
|
|
2c2fa1 |
+ * ppc-opc.c (powerpc_opcodes): Enable msgclr and msgsnd on Power8.
|
|
|
2c2fa1 |
+
|
|
|
2c2fa1 |
2014-10-17 Jose E. Marchesi <jose.marchesi@oracle.com>
|
|
|
2c2fa1 |
|
|
|
2c2fa1 |
* sparc-opc.c (sparc-opcodes): Fix several misplaced hwcap
|
|
|
2c2fa1 |
--- a/opcodes/ppc-opc.c
|
|
|
2c2fa1 |
+++ b/opcodes/ppc-opc.c
|
|
|
2c2fa1 |
@@ -4653,7 +4653,7 @@ const struct powerpc_opcode powerpc_opcodes[] = {
|
|
|
2c2fa1 |
{"addze.", XO(31,202,0,1), XORB_MASK, PPCCOM|PPCVLE, PPCNONE, {RT, RA}},
|
|
|
2c2fa1 |
{"aze.", XO(31,202,0,1), XORB_MASK, PWRCOM, PPCNONE, {RT, RA}},
|
|
|
2c2fa1 |
|
|
|
2c2fa1 |
-{"msgsnd", XRTRA(31,206,0,0), XRTRA_MASK, E500MC|PPCA2|PPCVLE, PPCNONE, {RB}},
|
|
|
2c2fa1 |
+{"msgsnd", XRTRA(31,206,0,0), XRTRA_MASK, E500MC|PPCA2|POWER8|PPCVLE, PPCNONE, {RB}},
|
|
|
2c2fa1 |
|
|
|
2c2fa1 |
{"mtsr", X(31,210), XRB_MASK|(1<<20), COM, NON32, {SR, RS}},
|
|
|
2c2fa1 |
|
|
|
2c2fa1 |
@@ -4700,7 +4700,7 @@ const struct powerpc_opcode powerpc_opcodes[] = {
|
|
|
2c2fa1 |
{"muls.", XO(31,235,0,1), XO_MASK, PWRCOM, PPCNONE, {RT, RA, RB}},
|
|
|
2c2fa1 |
|
|
|
2c2fa1 |
{"icblce", X(31,238), X_MASK, PPCCHLK, E500MC|PPCA2, {CT, RA, RB}},
|
|
|
2c2fa1 |
-{"msgclr", XRTRA(31,238,0,0),XRTRA_MASK, E500MC|PPCA2|PPCVLE, PPCNONE, {RB}},
|
|
|
2c2fa1 |
+{"msgclr", XRTRA(31,238,0,0), XRTRA_MASK, E500MC|PPCA2|POWER8|PPCVLE, PPCNONE, {RB}},
|
|
|
2c2fa1 |
{"mtsrin", X(31,242), XRA_MASK, PPC, NON32, {RS, RB}},
|
|
|
2c2fa1 |
{"mtsri", X(31,242), XRA_MASK, POWER, NON32, {RS, RB}},
|
|
|
2c2fa1 |
|