Blame SOURCES/gdb-rhbz1320945-power9-06of38.patch

a094f6
commit 12e87fac5c760b04eed4f5a5948c2dfd6ec8f6d8
a094f6
Author: Jan Beulich <jbeulich@novell.com>
a094f6
Date:   Tue Oct 21 09:56:38 2014 +0200
a094f6
a094f6
    ppc: enable msgclr and msgsnd on Power8
a094f6
    
a094f6
    According to my reading of the spec it was an oversight for them to
a094f6
    not having got enabled when Power8 support got added.
a094f6
a094f6
### a/opcodes/ChangeLog
a094f6
### b/opcodes/ChangeLog
a094f6
## -1,3 +1,7 @@
a094f6
+2014-10-21  Jan Beulich  <jbeulich@suse.com>
a094f6
+
a094f6
+	* ppc-opc.c (powerpc_opcodes): Enable msgclr and msgsnd on Power8.
a094f6
+
a094f6
 2014-10-17  Jose E. Marchesi  <jose.marchesi@oracle.com>
a094f6
 
a094f6
 	* sparc-opc.c (sparc-opcodes): Fix several misplaced hwcap
a094f6
--- a/opcodes/ppc-opc.c
a094f6
+++ b/opcodes/ppc-opc.c
a094f6
@@ -4653,7 +4653,7 @@ const struct powerpc_opcode powerpc_opcodes[] = {
a094f6
 {"addze.",	XO(31,202,0,1),	XORB_MASK,   PPCCOM|PPCVLE, PPCNONE,	{RT, RA}},
a094f6
 {"aze.",	XO(31,202,0,1),	XORB_MASK,   PWRCOM,	PPCNONE,	{RT, RA}},
a094f6
 
a094f6
-{"msgsnd",	XRTRA(31,206,0,0), XRTRA_MASK, E500MC|PPCA2|PPCVLE, PPCNONE, {RB}},
a094f6
+{"msgsnd",	XRTRA(31,206,0,0), XRTRA_MASK, E500MC|PPCA2|POWER8|PPCVLE, PPCNONE, {RB}},
a094f6
 
a094f6
 {"mtsr",	X(31,210), XRB_MASK|(1<<20), COM,	NON32,  	{SR, RS}},
a094f6
 
a094f6
@@ -4700,7 +4700,7 @@ const struct powerpc_opcode powerpc_opcodes[] = {
a094f6
 {"muls.",	XO(31,235,0,1),	XO_MASK,     PWRCOM,	PPCNONE,	{RT, RA, RB}},
a094f6
 
a094f6
 {"icblce",	X(31,238),	X_MASK,      PPCCHLK,	E500MC|PPCA2,	{CT, RA, RB}},
a094f6
-{"msgclr",	XRTRA(31,238,0,0),XRTRA_MASK, E500MC|PPCA2|PPCVLE, PPCNONE, {RB}},
a094f6
+{"msgclr",	XRTRA(31,238,0,0), XRTRA_MASK, E500MC|PPCA2|POWER8|PPCVLE, PPCNONE, {RB}},
a094f6
 {"mtsrin",	X(31,242),	XRA_MASK,    PPC,	NON32,  	{RS, RB}},
a094f6
 {"mtsri",	X(31,242),	XRA_MASK,    POWER,	NON32,		{RS, RB}},
a094f6