Blame SOURCES/gdb-rhbz1218710-reverse-debugging-ppc-5of7.patch

01917d
  Message-ID: <5491BE7E.2060708@gmail.com>
01917d
  Date: Thu, 18 Dec 2014 01:33:50 +0800
01917d
  From: Wei-cheng Wang <cole945 at gmail dot com>
01917d
  To: Ulrich Weigand <uweigand at de dot ibm dot com>
01917d
  CC: gdb-patches at sourceware dot org
01917d
  Subject: Re: [PATCH 3/3 v2] Process record support for PowerPC
01917d
01917d
  On 2014/12/9 上午 03:13, Ulrich Weigand wrote:
01917d
  > Wei-cheng Wang wrote:
01917d
  >> 	    * ppc-linux-tdep.c (powerpc_linux_in_dynsym_resolve_code):
01917d
  >> 	    Scan PLT stub backward for reverse debugging.
01917d
  >> 	    (ppc_linux_init_abi): set powerpc_linux_in_dynsym_resolve_code
01917d
  >> 	    for both 32-bit and 64-bit.
01917d
  >
01917d
  > As I said in the reply to the 0/3 mail, I really think it would be
01917d
  > better to handle this within the PPC skip_trampoline_code implementation,
01917d
  > instead of having in_dynsym_resolve_code suddenly also cover the
01917d
  > trampolines ...
01917d
01917d
     Hi,
01917d
01917d
     See the new patch, I moved the for-loop into skip_trampoline_code,
01917d
     and removed in_dynsym_resolve_code.
01917d
01917d
  > It seems odd to have in_dynsym_resolve_code call into
01917d
  > skip_trampoline_code.  Is there a reason why the skip_trampoline_code
01917d
  > implementation cannot accept a PC in the middle of the sequence?
01917d
01917d
     I thought skip-trampoline is used to find the target address for
01917d
     inserting step-resume breakpoint, so it doesn't make sense for
01917d
     reverse-stepping, because we are just stepping from the target address.
01917d
     And for forward-stepping, when we reach the very first instruction of
01917d
     trampoline code, we can just skip the resolving code by inserting
01917d
     a step-resume breakpoint, so we don't have to step through the resolving
01917d
     code and check whether we are in the middle of trampoline code.
01917d
01917d
     in_dynsym_resolve_code is used to check whether we are in (the middle of)
01917d
     the resolving code, so we can keep going to step though the resolving code.
01917d
     Therefor I thought in_dynsym_resolve_code is the proper place to implement.
01917d
01917d
     Since skip-trampoline-code had implemented the plt-stub pattern-match code
01917d
     we need, by calling it in in-dynsym-resolve-code, we don't need to have
01917d
     duplicate pattern-match code in both functions.
01917d
01917d
  Wei-cheng,
01917d
  Thanks
01917d
01917d
  --
01917d
01917d
  2014-12-06  Wei-cheng Wang  <cole945@gmail.com>
01917d
01917d
	      * ppc-linux-tdep.c (ppc_skip_trampoline_code):
01917d
	      Scan PLT stub backward for reverse debugging.
01917d
	      * ppc64-tdep.c (ppc64_skip_trampoline_code): Likewise.
01917d
01917d
01917d
commit cf90fd9a07e8998540bf74f293d348a6653ac120
01917d
Author: Wei-cheng Wang <cole945@gmail.com>
01917d
Date:   Sat Jan 17 14:30:59 2015 +0800
01917d
01917d
    Skip-trampoline for PowerPC reverse-stepping.
01917d
01917d
Index: gdb-7.6.1/gdb/ppc64-tdep.c
01917d
===================================================================
01917d
--- gdb-7.6.1.orig/gdb/ppc64-tdep.c
01917d
+++ gdb-7.6.1/gdb/ppc64-tdep.c
01917d
@@ -20,6 +20,7 @@
01917d
 #include "defs.h"
01917d
 #include "frame.h"
01917d
 #include "gdbcore.h"
01917d
+#include "inferior.h"
01917d
 #include "ppc-tdep.h"
01917d
 #include "ppc64-tdep.h"
01917d
 #include "elf-bfd.h"
01917d
@@ -464,35 +465,66 @@ ppc64_skip_trampoline_code (struct frame
01917d
 				    ARRAY_SIZE (ppc64_standard_linkage8))))
01917d
 		     - 1];
01917d
   CORE_ADDR target;
01917d
+  int scan_limit, i;
01917d
 
01917d
-  if (ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage8, insns))
01917d
-    pc = ppc64_standard_linkage4_target (frame, pc, insns);
01917d
-  else if (ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage7, insns))
01917d
-    pc = ppc64_standard_linkage3_target (frame, pc, insns);
01917d
-  else if (ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage6, insns))
01917d
-    pc = ppc64_standard_linkage4_target (frame, pc, insns);
01917d
-  else if (ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage5, insns)
01917d
-	   && (insns[8] != 0 || insns[9] != 0))
01917d
-    pc = ppc64_standard_linkage3_target (frame, pc, insns);
01917d
-  else if (ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage4, insns)
01917d
-	   && (insns[9] != 0 || insns[10] != 0))
01917d
-    pc = ppc64_standard_linkage4_target (frame, pc, insns);
01917d
-  else if (ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage3, insns)
01917d
-	   && (insns[8] != 0 || insns[9] != 0))
01917d
-    pc = ppc64_standard_linkage3_target (frame, pc, insns);
01917d
-  else if (ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage2, insns)
01917d
-	   && (insns[10] != 0 || insns[11] != 0))
01917d
-    pc = ppc64_standard_linkage2_target (frame, pc, insns);
01917d
-  else if (ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage1, insns))
01917d
-    pc = ppc64_standard_linkage1_target (frame, pc, insns);
01917d
-  else
01917d
-    return 0;
01917d
-
01917d
-  /* The PLT descriptor will either point to the already resolved target
01917d
-     address, or else to a glink stub.  As the latter carry synthetic @plt
01917d
-     symbols, find_solib_trampoline_target should be able to resolve them.  */
01917d
-  target = find_solib_trampoline_target (frame, pc);
01917d
-  return target ? target : pc;
01917d
+  scan_limit = 1;
01917d
+  /* When reverse-debugging, scan backward to check whether we are
01917d
+     in the middle of trampoline code.  */
01917d
+  if (execution_direction == EXEC_REVERSE)
01917d
+    scan_limit = ARRAY_SIZE (insns) - 1;
01917d
+
01917d
+  for (i = 0; i < scan_limit; i++)
01917d
+    {
01917d
+      if (i < ARRAY_SIZE (ppc64_standard_linkage8) - 1
01917d
+	  && ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage8, insns))
01917d
+	pc = ppc64_standard_linkage4_target (frame, pc, insns);
01917d
+      else if (i < ARRAY_SIZE (ppc64_standard_linkage7) - 1
01917d
+	       && ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage7,
01917d
+					   insns))
01917d
+	pc = ppc64_standard_linkage3_target (frame, pc, insns);
01917d
+      else if (i < ARRAY_SIZE (ppc64_standard_linkage6) - 1
01917d
+	       && ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage6,
01917d
+					   insns))
01917d
+	pc = ppc64_standard_linkage4_target (frame, pc, insns);
01917d
+      else if (i < ARRAY_SIZE (ppc64_standard_linkage5) - 1
01917d
+	       && ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage5,
01917d
+					   insns)
01917d
+	       && (insns[8] != 0 || insns[9] != 0))
01917d
+	pc = ppc64_standard_linkage3_target (frame, pc, insns);
01917d
+      else if (i < ARRAY_SIZE (ppc64_standard_linkage4) - 1
01917d
+	       && ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage4,
01917d
+					   insns)
01917d
+	       && (insns[9] != 0 || insns[10] != 0))
01917d
+	pc = ppc64_standard_linkage4_target (frame, pc, insns);
01917d
+      else if (i < ARRAY_SIZE (ppc64_standard_linkage3) - 1
01917d
+	       && ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage3,
01917d
+					   insns)
01917d
+	       && (insns[8] != 0 || insns[9] != 0))
01917d
+	pc = ppc64_standard_linkage3_target (frame, pc, insns);
01917d
+      else if (i < ARRAY_SIZE (ppc64_standard_linkage2) - 1
01917d
+	       && ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage2,
01917d
+					   insns)
01917d
+	       && (insns[10] != 0 || insns[11] != 0))
01917d
+	pc = ppc64_standard_linkage2_target (frame, pc, insns);
01917d
+      else if (i < ARRAY_SIZE (ppc64_standard_linkage1) - 1
01917d
+	       && ppc_insns_match_pattern (frame, pc, ppc64_standard_linkage1,
01917d
+					   insns))
01917d
+	pc = ppc64_standard_linkage1_target (frame, pc, insns);
01917d
+      else
01917d
+	{
01917d
+	  /* Scan backward one more instructions if doesn't match.  */
01917d
+	  pc -= 4;
01917d
+	  continue;
01917d
+	}
01917d
+
01917d
+      /* The PLT descriptor will either point to the already resolved target
01917d
+         address, or else to a glink stub.  As the latter carry synthetic @plt
01917d
+         symbols, find_solib_trampoline_target should be able to resolve them.  */
01917d
+      target = find_solib_trampoline_target (frame, pc);
01917d
+      return target ? target : pc;
01917d
+  }
01917d
+
01917d
+  return 0;
01917d
 }
01917d
 
01917d
 /* Support for convert_from_func_ptr_addr (ARCH, ADDR, TARG) on PPC64
01917d
Index: gdb-7.6.1/gdb/ppc-linux-tdep.c
01917d
===================================================================
01917d
--- gdb-7.6.1.orig/gdb/ppc-linux-tdep.c
01917d
+++ gdb-7.6.1/gdb/ppc-linux-tdep.c
01917d
@@ -52,6 +52,7 @@
01917d
 #include "linux-tdep.h"
01917d
 #include "linux-record.h"
01917d
 #include "record-full.h"
01917d
+#include "inferior.h"
01917d
 
01917d
 #include "stap-probe.h"
01917d
 #include "ax.h"
01917d
@@ -362,31 +363,50 @@ ppc_skip_trampoline_code (struct frame_i
01917d
   struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
01917d
   enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
01917d
   CORE_ADDR target = 0;
01917d
+  int scan_limit, i;
01917d
 
01917d
-  if (ppc_insns_match_pattern (frame, pc, powerpc32_plt_stub, insnbuf))
01917d
-    {
01917d
-      /* Insn pattern is
01917d
-		lis   r11, xxxx
01917d
-		lwz   r11, xxxx(r11)
01917d
-	 Branch target is in r11.  */
01917d
-
01917d
-      target = (ppc_insn_d_field (insnbuf[0]) << 16)
01917d
-	| ppc_insn_d_field (insnbuf[1]);
01917d
-      target = read_memory_unsigned_integer (target, 4, byte_order);
01917d
-    }
01917d
+  scan_limit = 1;
01917d
+  /* When reverse-debugging, scan backward to check whether we are
01917d
+     in the middle of trampoline code.  */
01917d
+  if (execution_direction == EXEC_REVERSE)
01917d
+    scan_limit = 4;	/* At more 4 instructions.  */
01917d
 
01917d
-  if (ppc_insns_match_pattern (frame, pc, powerpc32_plt_stub_so, insnbuf))
01917d
+  for (i = 0; i < scan_limit; i++)
01917d
     {
01917d
-      /* Insn pattern is
01917d
-		lwz   r11, xxxx(r30)
01917d
-	 Branch target is in r11.  */
01917d
-
01917d
-      target = get_frame_register_unsigned (frame, tdep->ppc_gp0_regnum + 30)
01917d
-	       + ppc_insn_d_field (insnbuf[0]);
01917d
-      target = read_memory_unsigned_integer (target, 4, byte_order);
01917d
+      if (ppc_insns_match_pattern (frame, pc, powerpc32_plt_stub, insnbuf))
01917d
+	{
01917d
+	  /* Insn pattern is
01917d
+	     lis   r11, xxxx
01917d
+	     lwz   r11, xxxx(r11)
01917d
+	     Branch target is in r11.  */
01917d
+
01917d
+	  target = (ppc_insn_d_field (insnbuf[0]) << 16)
01917d
+		   | ppc_insn_d_field (insnbuf[1]);
01917d
+	  target = read_memory_unsigned_integer (target, 4, byte_order);
01917d
+	}
01917d
+      else if (ppc_insns_match_pattern (frame, pc, powerpc32_plt_stub_so,
01917d
+					insnbuf))
01917d
+	{
01917d
+	  /* Insn pattern is
01917d
+	     lwz   r11, xxxx(r30)
01917d
+	     Branch target is in r11.  */
01917d
+
01917d
+	  target = get_frame_register_unsigned (frame,
01917d
+						tdep->ppc_gp0_regnum + 30)
01917d
+		   + ppc_insn_d_field (insnbuf[0]);
01917d
+	  target = read_memory_unsigned_integer (target, 4, byte_order);
01917d
+	}
01917d
+      else
01917d
+	{
01917d
+	  /* Scan backward one more instructions if doesn't match.  */
01917d
+	  pc -= 4;
01917d
+	  continue;
01917d
+	}
01917d
+
01917d
+      return target;
01917d
     }
01917d
 
01917d
-  return target;
01917d
+  return 0;
01917d
 }
01917d
 
01917d
 /* Wrappers to handle Linux-only registers.  */