|
 |
01917d |
commit 52a82034ac9a288d2d8e60efa880623288b5d228
|
|
|
01917d |
Author: Alan Modra <amodra@gmail.com>
|
|
|
01917d |
Date: Fri Nov 1 19:25:56 2013 +1030
|
|
|
01917d |
|
|
|
01917d |
Edit ELFv2 global entry prologue to non-PIC
|
|
|
01917d |
|
|
|
01917d |
Changing addis r2,r12,..; addi r2,r2,.. to lis r2,..; addi r2,r2..
|
|
|
01917d |
in non-PIC executables has the benefit of removing a dependency on r12.
|
|
|
01917d |
|
|
|
01917d |
bfd/
|
|
|
01917d |
* elf64-ppc.c (ppc64_elf_relocate_section): Edit global entry
|
|
|
01917d |
prologue to non-PIC in non-PIC executables.
|
|
|
01917d |
ld/testsuite/
|
|
|
01917d |
* ld-powerpc/elfv2exe.d: Adjust for non-PIC global entry.
|
|
|
01917d |
|
|
|
01917d |
Index: gdb-7.6.1/bfd/elf64-ppc.c
|
|
|
01917d |
===================================================================
|
|
|
01917d |
--- gdb-7.6.1.orig/bfd/elf64-ppc.c
|
|
|
01917d |
+++ gdb-7.6.1/bfd/elf64-ppc.c
|
|
|
01917d |
@@ -13280,6 +13280,39 @@ ppc64_elf_relocate_section (bfd *output_
|
|
|
01917d |
rel->r_info = ELF64_R_INFO (r_symndx, r_type);
|
|
|
01917d |
}
|
|
|
01917d |
break;
|
|
|
01917d |
+
|
|
|
01917d |
+ case R_PPC64_REL16_HA:
|
|
|
01917d |
+ /* If we are generating a non-PIC executable, edit
|
|
|
01917d |
+ . 0: addis 2,12,.TOC.-0b@ha
|
|
|
01917d |
+ . addi 2,2,.TOC.-0b@l
|
|
|
01917d |
+ used by ELFv2 global entry points to set up r2, to
|
|
|
01917d |
+ . lis 2,.TOC.@ha
|
|
|
01917d |
+ . addi 2,2,.TOC.@l
|
|
|
01917d |
+ if .TOC. is in range. */
|
|
|
01917d |
+ if (!info->shared
|
|
|
01917d |
+ && h != NULL && &h->elf == htab->elf.hgot
|
|
|
01917d |
+ && rel + 1 < relend
|
|
|
01917d |
+ && rel[1].r_info == ELF64_R_INFO (r_symndx, R_PPC64_REL16_LO)
|
|
|
01917d |
+ && rel[1].r_offset == rel->r_offset + 4
|
|
|
01917d |
+ && rel[1].r_addend == rel->r_addend + 4
|
|
|
01917d |
+ && relocation + 0x80008000 <= 0xffffffff)
|
|
|
01917d |
+ {
|
|
|
01917d |
+ unsigned int insn1, insn2;
|
|
|
01917d |
+ bfd_vma offset = rel->r_offset - d_offset;
|
|
|
01917d |
+ insn1 = bfd_get_32 (output_bfd, contents + offset);
|
|
|
01917d |
+ insn2 = bfd_get_32 (output_bfd, contents + offset + 4);
|
|
|
01917d |
+ if ((insn1 & 0xffff0000) == 0x3c4c0000 /* addis 2,12 */
|
|
|
01917d |
+ && (insn2 & 0xffff0000) == 0x38420000 /* addi 2,2 */)
|
|
|
01917d |
+ {
|
|
|
01917d |
+ r_type = R_PPC64_ADDR16_HA;
|
|
|
01917d |
+ rel->r_info = ELF64_R_INFO (r_symndx, r_type);
|
|
|
01917d |
+ rel->r_addend -= d_offset;
|
|
|
01917d |
+ rel[1].r_info = ELF64_R_INFO (r_symndx, R_PPC64_ADDR16_LO);
|
|
|
01917d |
+ rel[1].r_addend -= d_offset + 4;
|
|
|
01917d |
+ bfd_put_32 (output_bfd, 0x3c400000, contents + offset);
|
|
|
01917d |
+ }
|
|
|
01917d |
+ }
|
|
|
01917d |
+ break;
|
|
|
01917d |
}
|
|
|
01917d |
|
|
|
01917d |
/* Handle other relocations that tweak non-addend part of insn. */
|