|
|
405ea9 |
From FEDORA_PATCHES Mon Sep 17 00:00:00 2001
|
|
|
405ea9 |
From: Fedora GDB patches <invalid@email.com>
|
|
|
405ea9 |
Date: Fri, 27 Oct 2017 21:07:50 +0200
|
|
|
405ea9 |
Subject: gdb-linux_perf-bundle.patch
|
|
|
405ea9 |
|
|
|
405ea9 |
;; [dts+el7] [x86*] Bundle linux_perf.h for libipt (RH BZ 1256513).
|
|
|
405ea9 |
;;=fedora
|
|
|
405ea9 |
|
|
|
405ea9 |
diff --git a/gdb/gdb.c b/gdb/gdb.c
|
|
|
405ea9 |
--- a/gdb/gdb.c
|
|
|
405ea9 |
+++ b/gdb/gdb.c
|
|
|
405ea9 |
@@ -20,11 +20,19 @@
|
|
|
405ea9 |
#include "main.h"
|
|
|
405ea9 |
#include "interps.h"
|
|
|
405ea9 |
|
|
|
405ea9 |
+#ifdef PERF_ATTR_SIZE_VER5_BUNDLE
|
|
|
405ea9 |
+extern "C" void __libipt_init(void);
|
|
|
405ea9 |
+#endif
|
|
|
405ea9 |
+
|
|
|
405ea9 |
int
|
|
|
405ea9 |
main (int argc, char **argv)
|
|
|
405ea9 |
{
|
|
|
405ea9 |
struct captured_main_args args;
|
|
|
405ea9 |
|
|
|
405ea9 |
+#ifdef PERF_ATTR_SIZE_VER5_BUNDLE
|
|
|
405ea9 |
+ __libipt_init();
|
|
|
405ea9 |
+#endif
|
|
|
405ea9 |
+
|
|
|
405ea9 |
memset (&args, 0, sizeof args);
|
|
|
405ea9 |
args.argc = argc;
|
|
|
405ea9 |
args.argv = argv;
|
|
|
405ea9 |
diff --git a/gdb/nat/linux-btrace.h b/gdb/nat/linux-btrace.h
|
|
|
405ea9 |
--- a/gdb/nat/linux-btrace.h
|
|
|
405ea9 |
+++ b/gdb/nat/linux-btrace.h
|
|
|
405ea9 |
@@ -27,6 +27,177 @@
|
|
|
405ea9 |
# include <linux/perf_event.h>
|
|
|
405ea9 |
#endif
|
|
|
405ea9 |
|
|
|
405ea9 |
+#ifdef PERF_ATTR_SIZE_VER5_BUNDLE
|
|
|
405ea9 |
+#ifndef HAVE_LINUX_PERF_EVENT_H
|
|
|
405ea9 |
+# error "PERF_ATTR_SIZE_VER5_BUNDLE && !HAVE_LINUX_PERF_EVENT_H"
|
|
|
405ea9 |
+#endif
|
|
|
405ea9 |
+#ifndef PERF_ATTR_SIZE_VER5
|
|
|
405ea9 |
+#define PERF_ATTR_SIZE_VER5
|
|
|
405ea9 |
+#define perf_event_mmap_page perf_event_mmap_page_bundle
|
|
|
405ea9 |
+// kernel-headers-3.10.0-493.el7.x86_64/usr/include/linux/perf_event.h
|
|
|
405ea9 |
+/*
|
|
|
405ea9 |
+ * Structure of the page that can be mapped via mmap
|
|
|
405ea9 |
+ */
|
|
|
405ea9 |
+struct perf_event_mmap_page {
|
|
|
405ea9 |
+ __u32 version; /* version number of this structure */
|
|
|
405ea9 |
+ __u32 compat_version; /* lowest version this is compat with */
|
|
|
405ea9 |
+
|
|
|
405ea9 |
+ /*
|
|
|
405ea9 |
+ * Bits needed to read the hw events in user-space.
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * u32 seq, time_mult, time_shift, index, width;
|
|
|
405ea9 |
+ * u64 count, enabled, running;
|
|
|
405ea9 |
+ * u64 cyc, time_offset;
|
|
|
405ea9 |
+ * s64 pmc = 0;
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * do {
|
|
|
405ea9 |
+ * seq = pc->lock;
|
|
|
405ea9 |
+ * barrier()
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * enabled = pc->time_enabled;
|
|
|
405ea9 |
+ * running = pc->time_running;
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * if (pc->cap_usr_time && enabled != running) {
|
|
|
405ea9 |
+ * cyc = rdtsc();
|
|
|
405ea9 |
+ * time_offset = pc->time_offset;
|
|
|
405ea9 |
+ * time_mult = pc->time_mult;
|
|
|
405ea9 |
+ * time_shift = pc->time_shift;
|
|
|
405ea9 |
+ * }
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * index = pc->index;
|
|
|
405ea9 |
+ * count = pc->offset;
|
|
|
405ea9 |
+ * if (pc->cap_user_rdpmc && index) {
|
|
|
405ea9 |
+ * width = pc->pmc_width;
|
|
|
405ea9 |
+ * pmc = rdpmc(index - 1);
|
|
|
405ea9 |
+ * }
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * barrier();
|
|
|
405ea9 |
+ * } while (pc->lock != seq);
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * NOTE: for obvious reason this only works on self-monitoring
|
|
|
405ea9 |
+ * processes.
|
|
|
405ea9 |
+ */
|
|
|
405ea9 |
+ __u32 lock; /* seqlock for synchronization */
|
|
|
405ea9 |
+ __u32 index; /* hardware event identifier */
|
|
|
405ea9 |
+ __s64 offset; /* add to hardware event value */
|
|
|
405ea9 |
+ __u64 time_enabled; /* time event active */
|
|
|
405ea9 |
+ __u64 time_running; /* time event on cpu */
|
|
|
405ea9 |
+ union {
|
|
|
405ea9 |
+ __u64 capabilities;
|
|
|
405ea9 |
+ struct {
|
|
|
405ea9 |
+ __u64 cap_bit0 : 1, /* Always 0, deprecated, see commit 860f085b74e9 */
|
|
|
405ea9 |
+ cap_bit0_is_deprecated : 1, /* Always 1, signals that bit 0 is zero */
|
|
|
405ea9 |
+
|
|
|
405ea9 |
+ cap_user_rdpmc : 1, /* The RDPMC instruction can be used to read counts */
|
|
|
405ea9 |
+ cap_user_time : 1, /* The time_* fields are used */
|
|
|
405ea9 |
+ cap_user_time_zero : 1, /* The time_zero field is used */
|
|
|
405ea9 |
+ cap_____res : 59;
|
|
|
405ea9 |
+ };
|
|
|
405ea9 |
+ };
|
|
|
405ea9 |
+
|
|
|
405ea9 |
+ /*
|
|
|
405ea9 |
+ * If cap_user_rdpmc this field provides the bit-width of the value
|
|
|
405ea9 |
+ * read using the rdpmc() or equivalent instruction. This can be used
|
|
|
405ea9 |
+ * to sign extend the result like:
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * pmc <<= 64 - width;
|
|
|
405ea9 |
+ * pmc >>= 64 - width; // signed shift right
|
|
|
405ea9 |
+ * count += pmc;
|
|
|
405ea9 |
+ */
|
|
|
405ea9 |
+ __u16 pmc_width;
|
|
|
405ea9 |
+
|
|
|
405ea9 |
+ /*
|
|
|
405ea9 |
+ * If cap_usr_time the below fields can be used to compute the time
|
|
|
405ea9 |
+ * delta since time_enabled (in ns) using rdtsc or similar.
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * u64 quot, rem;
|
|
|
405ea9 |
+ * u64 delta;
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * quot = (cyc >> time_shift);
|
|
|
405ea9 |
+ * rem = cyc & (((u64)1 << time_shift) - 1);
|
|
|
405ea9 |
+ * delta = time_offset + quot * time_mult +
|
|
|
405ea9 |
+ * ((rem * time_mult) >> time_shift);
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * Where time_offset,time_mult,time_shift and cyc are read in the
|
|
|
405ea9 |
+ * seqcount loop described above. This delta can then be added to
|
|
|
405ea9 |
+ * enabled and possible running (if index), improving the scaling:
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * enabled += delta;
|
|
|
405ea9 |
+ * if (index)
|
|
|
405ea9 |
+ * running += delta;
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * quot = count / running;
|
|
|
405ea9 |
+ * rem = count % running;
|
|
|
405ea9 |
+ * count = quot * enabled + (rem * enabled) / running;
|
|
|
405ea9 |
+ */
|
|
|
405ea9 |
+ __u16 time_shift;
|
|
|
405ea9 |
+ __u32 time_mult;
|
|
|
405ea9 |
+ __u64 time_offset;
|
|
|
405ea9 |
+ /*
|
|
|
405ea9 |
+ * If cap_usr_time_zero, the hardware clock (e.g. TSC) can be calculated
|
|
|
405ea9 |
+ * from sample timestamps.
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * time = timestamp - time_zero;
|
|
|
405ea9 |
+ * quot = time / time_mult;
|
|
|
405ea9 |
+ * rem = time % time_mult;
|
|
|
405ea9 |
+ * cyc = (quot << time_shift) + (rem << time_shift) / time_mult;
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * And vice versa:
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * quot = cyc >> time_shift;
|
|
|
405ea9 |
+ * rem = cyc & (((u64)1 << time_shift) - 1);
|
|
|
405ea9 |
+ * timestamp = time_zero + quot * time_mult +
|
|
|
405ea9 |
+ * ((rem * time_mult) >> time_shift);
|
|
|
405ea9 |
+ */
|
|
|
405ea9 |
+ __u64 time_zero;
|
|
|
405ea9 |
+ __u32 size; /* Header size up to __reserved[] fields. */
|
|
|
405ea9 |
+
|
|
|
405ea9 |
+ /*
|
|
|
405ea9 |
+ * Hole for extension of the self monitor capabilities
|
|
|
405ea9 |
+ */
|
|
|
405ea9 |
+
|
|
|
405ea9 |
+ __u8 __reserved[118*8+4]; /* align to 1k. */
|
|
|
405ea9 |
+
|
|
|
405ea9 |
+ /*
|
|
|
405ea9 |
+ * Control data for the mmap() data buffer.
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * User-space reading the @data_head value should issue an smp_rmb(),
|
|
|
405ea9 |
+ * after reading this value.
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * When the mapping is PROT_WRITE the @data_tail value should be
|
|
|
405ea9 |
+ * written by userspace to reflect the last read data, after issueing
|
|
|
405ea9 |
+ * an smp_mb() to separate the data read from the ->data_tail store.
|
|
|
405ea9 |
+ * In this case the kernel will not over-write unread data.
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * See perf_output_put_handle() for the data ordering.
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * data_{offset,size} indicate the location and size of the perf record
|
|
|
405ea9 |
+ * buffer within the mmapped area.
|
|
|
405ea9 |
+ */
|
|
|
405ea9 |
+ __u64 data_head; /* head in the data section */
|
|
|
405ea9 |
+ __u64 data_tail; /* user-space written tail */
|
|
|
405ea9 |
+ __u64 data_offset; /* where the buffer starts */
|
|
|
405ea9 |
+ __u64 data_size; /* data buffer size */
|
|
|
405ea9 |
+
|
|
|
405ea9 |
+ /*
|
|
|
405ea9 |
+ * AUX area is defined by aux_{offset,size} fields that should be set
|
|
|
405ea9 |
+ * by the userspace, so that
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * aux_offset >= data_offset + data_size
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * prior to mmap()ing it. Size of the mmap()ed area should be aux_size.
|
|
|
405ea9 |
+ *
|
|
|
405ea9 |
+ * Ring buffer pointers aux_{head,tail} have the same semantics as
|
|
|
405ea9 |
+ * data_{head,tail} and same ordering rules apply.
|
|
|
405ea9 |
+ */
|
|
|
405ea9 |
+ __u64 aux_head;
|
|
|
405ea9 |
+ __u64 aux_tail;
|
|
|
405ea9 |
+ __u64 aux_offset;
|
|
|
405ea9 |
+ __u64 aux_size;
|
|
|
405ea9 |
+};
|
|
|
405ea9 |
+#endif // PERF_ATTR_SIZE_VER5
|
|
|
405ea9 |
+#endif // PERF_ATTR_SIZE_VER5_BUNDLE
|
|
|
405ea9 |
+
|
|
|
405ea9 |
struct target_ops;
|
|
|
405ea9 |
|
|
|
405ea9 |
#if HAVE_LINUX_PERF_EVENT_H
|
|
|
405ea9 |
diff --git a/gdbsupport/common.m4 b/gdbsupport/common.m4
|
|
|
405ea9 |
--- a/gdbsupport/common.m4
|
|
|
405ea9 |
+++ b/gdbsupport/common.m4
|
|
|
405ea9 |
@@ -145,7 +145,7 @@ AC_DEFUN([GDB_AC_COMMON], [
|
|
|
405ea9 |
AC_PREPROC_IFELSE([AC_LANG_SOURCE([[
|
|
|
405ea9 |
#include <linux/perf_event.h>
|
|
|
405ea9 |
#ifndef PERF_ATTR_SIZE_VER5
|
|
|
405ea9 |
- # error
|
|
|
405ea9 |
+ // error // PERF_ATTR_SIZE_VER5_BUNDLE is not available here - Fedora+RHEL
|
|
|
405ea9 |
#endif
|
|
|
405ea9 |
]])], [perf_event=yes], [perf_event=no])
|
|
|
405ea9 |
if test "$perf_event" != yes; then
|