Blame SOURCES/ltrace-0.7.91-x86_64-irelative.patch

0c51c6
@@ -, +, @@ 
0c51c6
 relocation
0c51c6
- In general they are.  But IRELATIVE relocations are sorted to come
0c51c6
  last, and PLT entries are not sorted accordingly.
0c51c6
---
0c51c6
 sysdeps/linux-gnu/x86/arch.h |   11 +++++
0c51c6
 sysdeps/linux-gnu/x86/plt.c  |  101 +++++++++++++++++++++++++++++++++++++++++-
0c51c6
 2 files changed, 111 insertions(+), 1 deletions(-)
0c51c6
--- a/sysdeps/linux-gnu/x86/arch.h	
0c51c6
+++ a/sysdeps/linux-gnu/x86/arch.h	
0c51c6
@@ -19,6 +19,10 @@ 
0c51c6
  * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
0c51c6
  * 02110-1301 USA
0c51c6
  */
0c51c6
+#ifndef LTRACE_X86_ARCH_H
0c51c6
+#define LTRACE_X86_ARCH_H
0c51c6
+
0c51c6
+#include "vect.h"
0c51c6
 
0c51c6
 #define BREAKPOINT_VALUE {0xcc}
0c51c6
 #define BREAKPOINT_LENGTH 1
0c51c6
@@ -30,9 +34,16 @@ 
0c51c6
 
0c51c6
 #define ARCH_HAVE_ADD_PLT_ENTRY
0c51c6
 
0c51c6
+#define ARCH_HAVE_LTELF_DATA
0c51c6
+struct arch_ltelf_data {
0c51c6
+	struct vect plt_map;
0c51c6
+};
0c51c6
+
0c51c6
 #ifdef __x86_64__
0c51c6
 #define LT_ELFCLASS	ELFCLASS64
0c51c6
 #define LT_ELF_MACHINE	EM_X86_64
0c51c6
 #endif
0c51c6
 #define LT_ELFCLASS2	ELFCLASS32
0c51c6
 #define LT_ELF_MACHINE2	EM_386
0c51c6
+
0c51c6
+#endif /* LTRACE_X86_ARCH_H */
0c51c6
--- a/sysdeps/linux-gnu/x86/plt.c	
0c51c6
+++ a/sysdeps/linux-gnu/x86/plt.c	
0c51c6
@@ -27,10 +27,19 @@ 
0c51c6
 #include "library.h"
0c51c6
 #include "trace.h"
0c51c6
 
0c51c6
+static GElf_Addr
0c51c6
+x86_plt_offset(uint32_t i)
0c51c6
+{
0c51c6
+	/* Skip the first PLT entry, which contains a stub to call the
0c51c6
+	 * resolver.  */
0c51c6
+	return (i + 1) * 16;
0c51c6
+}
0c51c6
+
0c51c6
 GElf_Addr
0c51c6
 arch_plt_sym_val(struct ltelf *lte, size_t ndx, GElf_Rela *rela)
0c51c6
 {
0c51c6
-	return lte->plt_addr + (ndx + 1) * 16;
0c51c6
+	uint32_t i = *VECT_ELEMENT(&lte->arch.plt_map, uint32_t, ndx);
0c51c6
+	return x86_plt_offset(i) + lte->plt_addr;
0c51c6
 }
0c51c6
 
0c51c6
 void *
0c51c6
@@ -62,3 +71,93 @@ arch_elf_add_plt_entry(struct process *proc, struct ltelf *lte,
0c51c6
 
0c51c6
 	return PLT_DEFAULT;
0c51c6
 }
0c51c6
+
0c51c6
+int
0c51c6
+arch_elf_init(struct ltelf *lte, struct library *lib)
0c51c6
+{
0c51c6
+	VECT_INIT(&lte->arch.plt_map, unsigned int);
0c51c6
+
0c51c6
+	/* IRELATIVE slots may make the whole situation a fair deal
0c51c6
+	 * more complex.  On x86{,_64}, the PLT slots are not
0c51c6
+	 * presented in the order of the corresponding relocations,
0c51c6
+	 * but in the order it which these symbols are in the symbol
0c51c6
+	 * table.  That's static symbol table, which may be stripped
0c51c6
+	 * off, not dynsym--that doesn't contain IFUNC symbols at all.
0c51c6
+	 * So we have to decode each PLT entry to figure out what
0c51c6
+	 * entry it corresponds to.  We need to interpret the PLT
0c51c6
+	 * table to figure this out.
0c51c6
+	 *
0c51c6
+	 * On i386, the PLT entry format is as follows:
0c51c6
+	 *
0c51c6
+	 *	8048300:   ff 25 0c a0 04 08       jmp    *0x804a00c
0c51c6
+	 *	8048306:   68 20 00 00 00          push   $0x20
0c51c6
+	 *	804830b:   e9 e0 ff ff ff          jmp    80482f0 <_init+0x30>
0c51c6
+	 *
0c51c6
+	 * For PIE binaries it is the following:
0c51c6
+	 *
0c51c6
+	 *	    410:   ff a3 10 00 00 00       jmp    *0x10(%ebx)
0c51c6
+	 *	    416:   68 00 00 00 00          push   $0x0
0c51c6
+	 *	    41b:   e9 d0 ff ff ff          jmp    3f0 <_init+0x30>
0c51c6
+	 *
0c51c6
+	 * On x86_64, it is:
0c51c6
+	 *
0c51c6
+	 *	 400420:   ff 25 f2 0b 20 00       jmpq   *0x200bf2(%rip)        # 601018 <_GLOBAL_OFFSET_TABLE_+0x18>
0c51c6
+	 *	 400426:   68 00 00 00 00          pushq  $0x0
0c51c6
+	 *	 40042b:   e9 e0 ff ff ff          jmpq   400410 <_init+0x18>
0c51c6
+	 *
0c51c6
+         * On i386, the argument to push is an offset of relocation to
0c51c6
+	 * use.  The first PLT slot has an offset of 0x0, the second
0c51c6
+	 * 0x8, etc.  On x86_64, it's directly the index that we are
0c51c6
+	 * looking for.
0c51c6
+	 */
0c51c6
+
0c51c6
+	/* Here we scan the PLT table and initialize a map of
0c51c6
+	 * relocation->slot number in lte->arch.plt_map.  */
0c51c6
+
0c51c6
+	size_t i;
0c51c6
+	for (i = 0; i < vect_size(&lte->plt_relocs); ++i) {
0c51c6
+
0c51c6
+		GElf_Addr offset = x86_plt_offset(i);
0c51c6
+		uint32_t reloc_arg = 0;
0c51c6
+
0c51c6
+		uint8_t byte;
0c51c6
+		if (elf_read_next_u8(lte->plt_data, &offset, &byte) < 0
0c51c6
+		    || byte != 0xff
0c51c6
+		    || elf_read_next_u8(lte->plt_data, &offset, &byte) < 0
0c51c6
+		    || (byte != 0xa3 && byte != 0x25))
0c51c6
+			goto next;
0c51c6
+
0c51c6
+		/* Skip immediate argument in the instruction.  */
0c51c6
+		offset += 4;
0c51c6
+
0c51c6
+		if (elf_read_next_u8(lte->plt_data, &offset, &byte) < 0
0c51c6
+		    || byte != 0x68
0c51c6
+		    || elf_read_next_u32(lte->plt_data,
0c51c6
+					 &offset, &reloc_arg) < 0) {
0c51c6
+			reloc_arg = 0;
0c51c6
+			goto next;
0c51c6
+		}
0c51c6
+
0c51c6
+		if (lte->ehdr.e_machine == EM_386) {
0c51c6
+			if (reloc_arg % 8 != 0) {
0c51c6
+				reloc_arg = 0;
0c51c6
+				goto next;
0c51c6
+			}
0c51c6
+			reloc_arg /= 8;
0c51c6
+		}
0c51c6
+
0c51c6
+	next:
0c51c6
+		if (VECT_PUSHBACK(&lte->arch.plt_map, &reloc_arg) < 0) {
0c51c6
+			arch_elf_destroy(lte);
0c51c6
+			return -1;
0c51c6
+		}
0c51c6
+	}
0c51c6
+
0c51c6
+	return 0;
0c51c6
+}
0c51c6
+
0c51c6
+void
0c51c6
+arch_elf_destroy(struct ltelf *lte)
0c51c6
+{
0c51c6
+	VECT_DESTROY(&lte->arch.plt_map, uint32_t, NULL, NULL);
0c51c6
+}
0c51c6
--