|
 |
3540f1 |
From da18bcc69f79663cc02dc2f0b5f58e456db7c61c Mon Sep 17 00:00:00 2001
|
|
|
3540f1 |
From: Jean Delvare <jdelvare@suse.de>
|
|
|
3540f1 |
Date: Wed, 23 Oct 2019 12:44:13 +0200
|
|
|
3540f1 |
Subject: [PATCH 10/11] dmidecode: Add enumerated values from SMBIOS 3.3.0
|
|
|
3540f1 |
|
|
|
3540f1 |
Add all the enumerated values from the SMBIOS 3.3.0 specification
|
|
|
3540f1 |
update that was released last month.
|
|
|
3540f1 |
|
|
|
3540f1 |
Signed-off-by: Jean Delvare <jdelvare@suse.de>
|
|
|
3540f1 |
Reviewed-by: Jerry Hoemann <jerry.hoemann@hpe.com>
|
|
|
3540f1 |
---
|
|
|
3540f1 |
dmidecode.c | 44 +++++++++++++++++++++++++++++++++++---------
|
|
|
3540f1 |
1 file changed, 35 insertions(+), 9 deletions(-)
|
|
|
3540f1 |
|
|
|
3540f1 |
diff --git a/dmidecode.c b/dmidecode.c
|
|
|
3540f1 |
index 44e41f7ce585..9b8f917ef22a 100644
|
|
|
3540f1 |
--- a/dmidecode.c
|
|
|
3540f1 |
+++ b/dmidecode.c
|
|
|
3540f1 |
@@ -933,6 +933,10 @@ static const char *dmi_processor_family(const struct dmi_header *h, u16 ver)
|
|
|
3540f1 |
{ 0x140, "WinChip" },
|
|
|
3540f1 |
{ 0x15E, "DSP" },
|
|
|
3540f1 |
{ 0x1F4, "Video Processor" },
|
|
|
3540f1 |
+
|
|
|
3540f1 |
+ { 0x200, "RV32" },
|
|
|
3540f1 |
+ { 0x201, "RV64" },
|
|
|
3540f1 |
+ { 0x202, "RV128" },
|
|
|
3540f1 |
};
|
|
|
3540f1 |
/*
|
|
|
3540f1 |
* Note to developers: when adding entries to this list, check if
|
|
|
3540f1 |
@@ -1818,6 +1822,9 @@ static const char *dmi_slot_type(u8 code)
|
|
|
3540f1 |
"PCI Express Mini 52-pin without bottom-side keep-outs",
|
|
|
3540f1 |
"PCI Express Mini 76-pin" /* 0x23 */
|
|
|
3540f1 |
};
|
|
|
3540f1 |
+ static const char *type_0x30[] = {
|
|
|
3540f1 |
+ "CXL FLexbus 1.0" /* 0x30 */
|
|
|
3540f1 |
+ };
|
|
|
3540f1 |
static const char *type_0xA0[] = {
|
|
|
3540f1 |
"PC-98/C20", /* 0xA0 */
|
|
|
3540f1 |
"PC-98/C24",
|
|
|
3540f1 |
@@ -1841,7 +1848,14 @@ static const char *dmi_slot_type(u8 code)
|
|
|
3540f1 |
"PCI Express 3 x2",
|
|
|
3540f1 |
"PCI Express 3 x4",
|
|
|
3540f1 |
"PCI Express 3 x8",
|
|
|
3540f1 |
- "PCI Express 3 x16" /* 0xB6 */
|
|
|
3540f1 |
+ "PCI Express 3 x16",
|
|
|
3540f1 |
+ out_of_spec, /* 0xB7 */
|
|
|
3540f1 |
+ "PCI Express 4",
|
|
|
3540f1 |
+ "PCI Express 4 x1",
|
|
|
3540f1 |
+ "PCI Express 4 x2",
|
|
|
3540f1 |
+ "PCI Express 4 x4",
|
|
|
3540f1 |
+ "PCI Express 4 x8",
|
|
|
3540f1 |
+ "PCI Express 4 x16" /* 0xBD */
|
|
|
3540f1 |
};
|
|
|
3540f1 |
/*
|
|
|
3540f1 |
* Note to developers: when adding entries to these lists, check if
|
|
|
3540f1 |
@@ -1850,7 +1864,9 @@ static const char *dmi_slot_type(u8 code)
|
|
|
3540f1 |
|
|
|
3540f1 |
if (code >= 0x01 && code <= 0x23)
|
|
|
3540f1 |
return type[code - 0x01];
|
|
|
3540f1 |
- if (code >= 0xA0 && code <= 0xB6)
|
|
|
3540f1 |
+ if (code == 0x30)
|
|
|
3540f1 |
+ return type_0x30[code - 0x30];
|
|
|
3540f1 |
+ if (code >= 0xA0 && code <= 0xBD)
|
|
|
3540f1 |
return type_0xA0[code - 0xA0];
|
|
|
3540f1 |
return out_of_spec;
|
|
|
3540f1 |
}
|
|
|
3540f1 |
@@ -1952,6 +1968,12 @@ static void dmi_slot_id(u8 code1, u8 code2, u8 type, const char *prefix)
|
|
|
3540f1 |
case 0xB4: /* PCI Express 3 */
|
|
|
3540f1 |
case 0xB5: /* PCI Express 3 */
|
|
|
3540f1 |
case 0xB6: /* PCI Express 3 */
|
|
|
3540f1 |
+ case 0xB8: /* PCI Express 4 */
|
|
|
3540f1 |
+ case 0xB9: /* PCI Express 4 */
|
|
|
3540f1 |
+ case 0xBA: /* PCI Express 4 */
|
|
|
3540f1 |
+ case 0xBB: /* PCI Express 4 */
|
|
|
3540f1 |
+ case 0xBC: /* PCI Express 4 */
|
|
|
3540f1 |
+ case 0xBD: /* PCI Express 4 */
|
|
|
3540f1 |
printf("%sID: %u\n", prefix, code1);
|
|
|
3540f1 |
break;
|
|
|
3540f1 |
case 0x07: /* PCMCIA */
|
|
|
3540f1 |
@@ -2293,12 +2315,13 @@ static const char *dmi_memory_array_location(u8 code)
|
|
|
3540f1 |
"PC-98/C20 Add-on Card", /* 0xA0 */
|
|
|
3540f1 |
"PC-98/C24 Add-on Card",
|
|
|
3540f1 |
"PC-98/E Add-on Card",
|
|
|
3540f1 |
- "PC-98/Local Bus Add-on Card" /* 0xA3 */
|
|
|
3540f1 |
+ "PC-98/Local Bus Add-on Card",
|
|
|
3540f1 |
+ "CXL Flexbus 1.0" /* 0xA4 */
|
|
|
3540f1 |
};
|
|
|
3540f1 |
|
|
|
3540f1 |
if (code >= 0x01 && code <= 0x0A)
|
|
|
3540f1 |
return location[code - 0x01];
|
|
|
3540f1 |
- if (code >= 0xA0 && code <= 0xA3)
|
|
|
3540f1 |
+ if (code >= 0xA0 && code <= 0xA4)
|
|
|
3540f1 |
return location_0xA0[code - 0xA0];
|
|
|
3540f1 |
return out_of_spec;
|
|
|
3540f1 |
}
|
|
|
3540f1 |
@@ -2421,10 +2444,11 @@ static const char *dmi_memory_device_form_factor(u8 code)
|
|
|
3540f1 |
"RIMM",
|
|
|
3540f1 |
"SODIMM",
|
|
|
3540f1 |
"SRIMM",
|
|
|
3540f1 |
- "FB-DIMM" /* 0x0F */
|
|
|
3540f1 |
+ "FB-DIMM",
|
|
|
3540f1 |
+ "Die" /* 0x10 */
|
|
|
3540f1 |
};
|
|
|
3540f1 |
|
|
|
3540f1 |
- if (code >= 0x01 && code <= 0x0F)
|
|
|
3540f1 |
+ if (code >= 0x01 && code <= 0x10)
|
|
|
3540f1 |
return form_factor[code - 0x01];
|
|
|
3540f1 |
return out_of_spec;
|
|
|
3540f1 |
}
|
|
|
3540f1 |
@@ -2473,10 +2497,12 @@ static const char *dmi_memory_device_type(u8 code)
|
|
|
3540f1 |
"LPDDR2",
|
|
|
3540f1 |
"LPDDR3",
|
|
|
3540f1 |
"LPDDR4",
|
|
|
3540f1 |
- "Logical non-volatile device" /* 0x1F */
|
|
|
3540f1 |
+ "Logical non-volatile device",
|
|
|
3540f1 |
+ "HBM",
|
|
|
3540f1 |
+ "HBM2" /* 0x21 */
|
|
|
3540f1 |
};
|
|
|
3540f1 |
|
|
|
3540f1 |
- if (code >= 0x01 && code <= 0x1F)
|
|
|
3540f1 |
+ if (code >= 0x01 && code <= 0x21)
|
|
|
3540f1 |
return type[code - 0x01];
|
|
|
3540f1 |
return out_of_spec;
|
|
|
3540f1 |
}
|
|
|
3540f1 |
@@ -2532,7 +2558,7 @@ static void dmi_memory_technology(u8 code)
|
|
|
3540f1 |
"NVDIMM-N",
|
|
|
3540f1 |
"NVDIMM-F",
|
|
|
3540f1 |
"NVDIMM-P",
|
|
|
3540f1 |
- "Intel persistent memory" /* 0x07 */
|
|
|
3540f1 |
+ "Intel Optane DC persistent memory" /* 0x07 */
|
|
|
3540f1 |
};
|
|
|
3540f1 |
if (code >= 0x01 && code <= 0x07)
|
|
|
3540f1 |
printf(" %s", technology[code - 0x01]);
|
|
|
3540f1 |
--
|
|
|
3540f1 |
2.17.1
|
|
|
3540f1 |
|