Blame SOURCES/glibc-rh696472.patch

b40826
commit 3d29045b5e8329d97693eda8d98f1d1e60b99c8f
b40826
Author: H.J. Lu <hongjiu.lu@intel.com>
b40826
Date:   Fri Jun 3 07:01:25 2011 -0400
b40826
b40826
    Assume Intel Core i3/i5/i7 processor if AVX is available
b40826
b40826
2011-06-02  H.J. Lu  <hongjiu.lu@intel.com>
b40826
b40826
	* sysdeps/x86_64/multiarch/init-arch.c (__init_cpu_features):
b40826
	Assume Intel Core i3/i5/i7 processor if AVX is available.
b40826
b40826
diff --git a/sysdeps/x86_64/multiarch/init-arch.c b/sysdeps/x86_64/multiarch/init-arch.c
b40826
index 34ec2df..809d105 100644
b40826
--- a/sysdeps/x86_64/multiarch/init-arch.c
b40826
+++ b/sysdeps/x86_64/multiarch/init-arch.c
b40826
@@ -74,6 +74,7 @@ __init_cpu_features (void)
b40826
 	}
b40826
       else if (family == 0x06)
b40826
 	{
b40826
+	  ecx = __cpu_features.cpuid[COMMON_CPUID_INDEX_1].ecx;
b40826
 	  model += extended_model;
b40826
 	  switch (model)
b40826
 	    {
b40826
@@ -83,6 +84,12 @@ __init_cpu_features (void)
b40826
 	      __cpu_features.feature[index_Slow_BSF] |= bit_Slow_BSF;
b40826
 	      break;
b40826
 
b40826
+	    default:
b40826
+	      /* Unknown family 0x06 processors.  Assuming this is one
b40826
+	         of Core i3/i5/i7 processors if AVX is available.  */
b40826
+	      if ((ecx & bit_AVX) == 0)
b40826
+		break;
b40826
+
b40826
 	    case 0x1a:
b40826
 	    case 0x1e:
b40826
 	    case 0x1f: