|
 |
03ec8d |
diff -rup binutils.orig/gas/testsuite/gas/s390/zarch-z13.d binutils-2.30/gas/testsuite/gas/s390/zarch-z13.d
|
|
|
03ec8d |
--- binutils.orig/gas/testsuite/gas/s390/zarch-z13.d 2020-06-24 16:02:24.228446160 +0100
|
|
|
03ec8d |
+++ binutils-2.30/gas/testsuite/gas/s390/zarch-z13.d 2020-06-24 16:02:35.952409554 +0100
|
|
|
03ec8d |
@@ -17,7 +17,6 @@ Disassembly of section .text:
|
|
|
03ec8d |
.*: e7 f0 fd fc 10 46 [ ]*vgmh %v15,253,252
|
|
|
03ec8d |
.*: e7 f0 fd fc 20 46 [ ]*vgmf %v15,253,252
|
|
|
03ec8d |
.*: e7 f0 fd fc 30 46 [ ]*vgmg %v15,253,252
|
|
|
03ec8d |
-.*: e7 f6 9f a0 00 06 [ ]*vl %v15,4000\(%r6,%r9\)
|
|
|
03ec8d |
.*: e7 f1 00 00 04 56 [ ]*vlr %v15,%v17
|
|
|
03ec8d |
.*: e7 f6 9f a0 d0 05 [ ]*vlrep %v15,4000\(%r6,%r9\),13
|
|
|
03ec8d |
.*: e7 f6 9f a0 00 05 [ ]*vlrepb %v15,4000\(%r6,%r9\)
|
|
|
03ec8d |
@@ -42,7 +41,6 @@ Disassembly of section .text:
|
|
|
03ec8d |
.*: e7 f6 9f a0 10 04 [ ]*vllezh %v15,4000\(%r6,%r9\)
|
|
|
03ec8d |
.*: e7 f6 9f a0 20 04 [ ]*vllezf %v15,4000\(%r6,%r9\)
|
|
|
03ec8d |
.*: e7 f6 9f a0 30 04 [ ]*vllezg %v15,4000\(%r6,%r9\)
|
|
|
03ec8d |
-.*: e7 f1 6f a0 04 36 [ ]*vlm %v15,%v17,4000\(%r6\)
|
|
|
03ec8d |
.*: e7 f6 9f a0 d0 07 [ ]*vlbb %v15,4000\(%r6,%r9\),13
|
|
|
03ec8d |
.*: e7 f6 9f a0 d0 22 [ ]*vlvg %v15,%r6,4000\(%r9\),13
|
|
|
03ec8d |
.*: e7 f6 9f a0 00 22 [ ]*vlvgb %v15,%r6,4000\(%r9\)
|
|
|
03ec8d |
@@ -98,12 +96,10 @@ Disassembly of section .text:
|
|
|
03ec8d |
.*: e7 f1 00 00 04 5f [ ]*vsegb %v15,%v17
|
|
|
03ec8d |
.*: e7 f1 00 00 14 5f [ ]*vsegh %v15,%v17
|
|
|
03ec8d |
.*: e7 f1 00 00 24 5f [ ]*vsegf %v15,%v17
|
|
|
03ec8d |
-.*: e7 f6 9f a0 00 0e [ ]*vst %v15,4000\(%r6,%r9\)
|
|
|
03ec8d |
.*: e7 f6 9f a0 d0 08 [ ]*vsteb %v15,4000\(%r6,%r9\),13
|
|
|
03ec8d |
.*: e7 f6 9f a0 d0 09 [ ]*vsteh %v15,4000\(%r6,%r9\),13
|
|
|
03ec8d |
.*: e7 f6 9f a0 d0 0b [ ]*vstef %v15,4000\(%r6,%r9\),13
|
|
|
03ec8d |
.*: e7 f6 9f a0 d0 0a [ ]*vsteg %v15,4000\(%r6,%r9\),13
|
|
|
03ec8d |
-.*: e7 f1 6f a0 04 3e [ ]*vstm %v15,%v17,4000\(%r6\)
|
|
|
03ec8d |
.*: e7 f6 9f a0 00 3f [ ]*vstl %v15,%r6,4000\(%r9\)
|
|
|
03ec8d |
.*: e7 f1 00 00 d4 d7 [ ]*vuph %v15,%v17,13
|
|
|
03ec8d |
.*: e7 f1 00 00 04 d7 [ ]*vuphb %v15,%v17
|
|
|
03ec8d |
@@ -680,3 +676,11 @@ Disassembly of section .text:
|
|
|
03ec8d |
.*: e3 69 b8 f0 fd 3b [ ]*lzrf %r6,-10000\(%r9,%r11\)
|
|
|
03ec8d |
.*: e3 69 b8 f0 fd 2a [ ]*lzrg %r6,-10000\(%r9,%r11\)
|
|
|
03ec8d |
.*: b9 3c 00 69 [ ]*prno %r6,%r9
|
|
|
03ec8d |
+.*: e7 f6 9f a0 00 06 [ ]*vl %v15,4000\(%r6,%r9\)
|
|
|
03ec8d |
+.*: e7 f6 9f a0 d0 06 [ ]*vl %v15,4000\(%r6,%r9\),13
|
|
|
03ec8d |
+.*: e7 f1 6f a0 04 36 [ ]*vlm %v15,%v17,4000\(%r6\)
|
|
|
03ec8d |
+.*: e7 f1 6f a0 d4 36 [ ]*vlm %v15,%v17,4000\(%r6\),13
|
|
|
03ec8d |
+.*: e7 f6 9f a0 00 0e [ ]*vst %v15,4000\(%r6,%r9\)
|
|
|
03ec8d |
+.*: e7 f6 9f a0 d0 0e [ ]*vst %v15,4000\(%r6,%r9\),13
|
|
|
03ec8d |
+.*: e7 f1 6f a0 04 3e [ ]*vstm %v15,%v17,4000\(%r6\)
|
|
|
03ec8d |
+.*: e7 f1 6f a0 d4 3e [ ]*vstm %v15,%v17,4000\(%r6\),13
|
|
|
03ec8d |
diff -rup binutils.orig/gas/testsuite/gas/s390/zarch-z13.s binutils-2.30/gas/testsuite/gas/s390/zarch-z13.s
|
|
|
03ec8d |
--- binutils.orig/gas/testsuite/gas/s390/zarch-z13.s 2020-06-24 16:02:24.227446163 +0100
|
|
|
03ec8d |
+++ binutils-2.30/gas/testsuite/gas/s390/zarch-z13.s 2020-06-24 16:02:35.952409554 +0100
|
|
|
03ec8d |
@@ -11,7 +11,6 @@ foo:
|
|
|
03ec8d |
vgmh %v15,253,252
|
|
|
03ec8d |
vgmf %v15,253,252
|
|
|
03ec8d |
vgmg %v15,253,252
|
|
|
03ec8d |
- vl %v15,4000(%r6,%r9)
|
|
|
03ec8d |
vlr %v15,%v17
|
|
|
03ec8d |
vlrep %v15,4000(%r6,%r9),13
|
|
|
03ec8d |
vlrepb %v15,4000(%r6,%r9)
|
|
|
03ec8d |
@@ -36,7 +35,6 @@ foo:
|
|
|
03ec8d |
vllezh %v15,4000(%r6,%r9)
|
|
|
03ec8d |
vllezf %v15,4000(%r6,%r9)
|
|
|
03ec8d |
vllezg %v15,4000(%r6,%r9)
|
|
|
03ec8d |
- vlm %v15,%v17,4000(%r6)
|
|
|
03ec8d |
vlbb %v15,4000(%r6,%r9),13
|
|
|
03ec8d |
vlvg %v15,%r6,4000(%r9),13
|
|
|
03ec8d |
vlvgb %v15,%r6,4000(%r9)
|
|
|
03ec8d |
@@ -92,12 +90,10 @@ foo:
|
|
|
03ec8d |
vsegb %v15,%v17
|
|
|
03ec8d |
vsegh %v15,%v17
|
|
|
03ec8d |
vsegf %v15,%v17
|
|
|
03ec8d |
- vst %v15,4000(%r6,%r9)
|
|
|
03ec8d |
vsteb %v15,4000(%r6,%r9),13
|
|
|
03ec8d |
vsteh %v15,4000(%r6,%r9),13
|
|
|
03ec8d |
vstef %v15,4000(%r6,%r9),13
|
|
|
03ec8d |
vsteg %v15,4000(%r6,%r9),13
|
|
|
03ec8d |
- vstm %v15,%v17,4000(%r6)
|
|
|
03ec8d |
vstl %v15,%r6,4000(%r9)
|
|
|
03ec8d |
vuph %v15,%v17,13
|
|
|
03ec8d |
vuphb %v15,%v17
|
|
|
03ec8d |
@@ -674,3 +670,11 @@ foo:
|
|
|
03ec8d |
lzrf %r6,-10000(%r9,%r11)
|
|
|
03ec8d |
lzrg %r6,-10000(%r9,%r11)
|
|
|
03ec8d |
ppno %r6,%r9
|
|
|
03ec8d |
+ vl %v15,4000(%r6,%r9)
|
|
|
03ec8d |
+ vl %v15,4000(%r6,%r9),13
|
|
|
03ec8d |
+ vlm %v15,%v17,4000(%r6)
|
|
|
03ec8d |
+ vlm %v15,%v17,4000(%r6),13
|
|
|
03ec8d |
+ vst %v15,4000(%r6,%r9)
|
|
|
03ec8d |
+ vst %v15,4000(%r6,%r9),13
|
|
|
03ec8d |
+ vstm %v15,%v17,4000(%r6)
|
|
|
03ec8d |
+ vstm %v15,%v17,4000(%r6),13
|
|
|
03ec8d |
diff -rup binutils.orig/opcodes/s390-opc.txt binutils-2.30/opcodes/s390-opc.txt
|
|
|
03ec8d |
--- binutils.orig/opcodes/s390-opc.txt 2020-06-24 16:02:23.965446981 +0100
|
|
|
03ec8d |
+++ binutils-2.30/opcodes/s390-opc.txt 2020-06-24 16:02:35.953409551 +0100
|
|
|
03ec8d |
@@ -1159,7 +1159,6 @@ e70000000046 vgmb VRI_V0UU "vector gener
|
|
|
03ec8d |
e70000001046 vgmh VRI_V0UU "vector generate mask halfword" z13 zarch vx
|
|
|
03ec8d |
e70000002046 vgmf VRI_V0UU "vector generate mask word" z13 zarch vx
|
|
|
03ec8d |
e70000003046 vgmg VRI_V0UU "vector generate mask double word" z13 zarch vx
|
|
|
03ec8d |
-e70000000006 vl VRX_VRRD "vector memory load" z13 zarch vx
|
|
|
03ec8d |
e70000000056 vlr VRX_VV "vector register load" z13 zarch vx
|
|
|
03ec8d |
e70000000005 vlrep VRX_VRRDU "vector load and replicate" z13 zarch vx
|
|
|
03ec8d |
e70000000005 vlrepb VRX_VRRD "vector load and replicate byte elements" z13 zarch vx
|
|
|
03ec8d |
@@ -1184,7 +1183,6 @@ e70000000004 vllezb VRX_VRRD "vector loa
|
|
|
03ec8d |
e70000001004 vllezh VRX_VRRD "vector load logical halfword element and zero" z13 zarch vx
|
|
|
03ec8d |
e70000002004 vllezf VRX_VRRD "vector load logical word element and zero" z13 zarch vx
|
|
|
03ec8d |
e70000003004 vllezg VRX_VRRD "vector load logical double word element and zero" z13 zarch vx
|
|
|
03ec8d |
-e70000000036 vlm VRS_VVRD "vector load multiple" z13 zarch vx
|
|
|
03ec8d |
e70000000007 vlbb VRX_VRRDU "vector load to block boundary" z13 zarch vx
|
|
|
03ec8d |
e70000000022 vlvg VRS_VRRDU "vector load VR element from GR" z13 zarch vx
|
|
|
03ec8d |
e70000000022 vlvgb VRS_VRRD "vector load VR byte element from GR" z13 zarch vx
|
|
|
03ec8d |
@@ -1240,12 +1238,10 @@ e7000000005f vseg VRR_VV0U "vector sign
|
|
|
03ec8d |
e7000000005f vsegb VRR_VV "vector sign extend byte to double word" z13 zarch vx
|
|
|
03ec8d |
e7000000105f vsegh VRR_VV "vector sign extend halfword to double word" z13 zarch vx
|
|
|
03ec8d |
e7000000205f vsegf VRR_VV "vector sign extend word to double word" z13 zarch vx
|
|
|
03ec8d |
-e7000000000e vst VRX_VRRD "vector store" z13 zarch vx
|
|
|
03ec8d |
e70000000008 vsteb VRX_VRRDU "vector store byte element" z13 zarch vx
|
|
|
03ec8d |
e70000000009 vsteh VRX_VRRDU "vector store halfword element" z13 zarch vx
|
|
|
03ec8d |
e7000000000b vstef VRX_VRRDU "vector store word element" z13 zarch vx
|
|
|
03ec8d |
e7000000000a vsteg VRX_VRRDU "vector store double word element" z13 zarch vx
|
|
|
03ec8d |
-e7000000003e vstm VRS_VVRD "vector store multiple" z13 zarch vx
|
|
|
03ec8d |
e7000000003f vstl VRS_VRRD "vector store with length" z13 zarch vx
|
|
|
03ec8d |
e700000000d7 vuph VRR_VV0U "vector unpack high" z13 zarch vx
|
|
|
03ec8d |
e700000000d7 vuphb VRR_VV "vector unpack high byte" z13 zarch vx
|
|
|
03ec8d |
@@ -1680,6 +1676,13 @@ e3000000003b lzrf RXY_RRRD "load and zer
|
|
|
03ec8d |
e3000000002a lzrg RXY_RRRD "load and zero rightmost byte 64->64" z13 zarch
|
|
|
03ec8d |
b93c ppno RRE_RR "perform pseudorandom number operation" z13 zarch
|
|
|
03ec8d |
|
|
|
03ec8d |
+# Aligned vector store hints
|
|
|
03ec8d |
+
|
|
|
03ec8d |
+e70000000006 vl VRX_VRRDU "vector memory load" z13 zarch optparm,vx
|
|
|
03ec8d |
+e70000000036 vlm VRS_VVRDU "vector load multiple" z13 zarch optparm,vx
|
|
|
03ec8d |
+e7000000000e vst VRX_VRRDU "vector store" z13 zarch optparm,vx
|
|
|
03ec8d |
+e7000000003e vstm VRS_VVRDU "vector store multiple" z13 zarch optparm,vx
|
|
|
03ec8d |
+
|
|
|
03ec8d |
# arch12 instructions
|
|
|
03ec8d |
|
|
|
03ec8d |
# Vector Enhancements Facility 1
|
|
|
03ec8d |
@@ -1882,14 +1885,6 @@ b9a1 tpei RRE_RR "test pending external
|
|
|
03ec8d |
b9ac irbm RRE_RR "insert reference bits multiple" arch12 zarch
|
|
|
03ec8d |
|
|
|
03ec8d |
|
|
|
03ec8d |
-# Aligned vector store hints
|
|
|
03ec8d |
-
|
|
|
03ec8d |
-e70000000006 vl VRX_VRRDU "vector memory load" arch12 zarch optparm
|
|
|
03ec8d |
-e70000000036 vlm VRS_VVRDU "vector load multiple" arch12 zarch optparm
|
|
|
03ec8d |
-e7000000000e vst VRX_VRRDU "vector store" arch12 zarch optparm
|
|
|
03ec8d |
-e7000000003e vstm VRS_VVRDU "vector store multiple" arch12 zarch optparm
|
|
|
03ec8d |
-
|
|
|
03ec8d |
-
|
|
|
03ec8d |
# arch13 instructions
|
|
|
03ec8d |
|
|
|
03ec8d |
|
|
|
03ec8d |
Only in binutils-2.30/opcodes: s390-opc.txt.orig
|