bc5dde
diff -up bind-9.7.0/configure.in.rh478718 bind-9.7.0/configure.in
bc5dde
--- bind-9.7.0/configure.in.rh478718	2010-03-01 14:50:02.331207076 +0100
bc5dde
+++ bind-9.7.0/configure.in	2010-03-01 14:50:21.501207488 +0100
bc5dde
@@ -2540,6 +2540,10 @@ main() {
bc5dde
 	AC_MSG_RESULT($arch)
bc5dde
 fi
bc5dde
 
bc5dde
+if test ! "$arch" = "x86_64" -a "$have_xaddq" = "yes"; then
bc5dde
+	AC_MSG_ERROR([XADDQ present but disabled by Fedora patch!])
bc5dde
+fi
bc5dde
+
bc5dde
 if test "$have_atomic" = "yes"; then
bc5dde
 	AC_MSG_CHECKING([compiler support for inline assembly code])
bc5dde
 
bc5dde
diff -up bind-9.7.0/lib/isc/include/isc/platform.h.in.rh478718 bind-9.7.0/lib/isc/include/isc/platform.h.in
bc5dde
--- bind-9.7.0/lib/isc/include/isc/platform.h.in.rh478718	2010-03-01 14:50:31.421207522 +0100
bc5dde
+++ bind-9.7.0/lib/isc/include/isc/platform.h.in	2010-03-01 14:50:40.313707286 +0100
bc5dde
@@ -255,7 +255,11 @@
bc5dde
  * If the "xaddq" operation (64bit xadd) is available on this architecture,
bc5dde
  * ISC_PLATFORM_HAVEXADDQ will be defined.
bc5dde
  */
bc5dde
-@ISC_PLATFORM_HAVEXADDQ@
bc5dde
+#ifdef __x86_64__
bc5dde
+#define ISC_PLATFORM_HAVEXADDQ 1
bc5dde
+#else
bc5dde
+#undef ISC_PLATFORM_HAVEXADDQ
bc5dde
+#endif
bc5dde
 
bc5dde
 /*
bc5dde
  * If the "atomic swap" operation is available on this architecture,