yeahuh / rpms / qemu-kvm

Forked from rpms/qemu-kvm 2 years ago
Clone
016a62
From 0d087d9d5276866b7a7c17cdb23e71b5636dc529 Mon Sep 17 00:00:00 2001
016a62
From: Paolo Bonzini <pbonzini@redhat.com>
016a62
Date: Fri, 22 Nov 2019 11:53:43 +0000
016a62
Subject: [PATCH 10/16] vmxcap: correct the name of the variables
016a62
016a62
RH-Author: Paolo Bonzini <pbonzini@redhat.com>
016a62
Message-id: <20191122115348.25000-11-pbonzini@redhat.com>
016a62
Patchwork-id: 92607
016a62
O-Subject: [RHEL8.2/rhel qemu-kvm PATCH 10/15] vmxcap: correct the name of the variables
016a62
Bugzilla: 1689270
016a62
RH-Acked-by: Dr. David Alan Gilbert <dgilbert@redhat.com>
016a62
RH-Acked-by: Eduardo Habkost <ehabkost@redhat.com>
016a62
RH-Acked-by: Maxim Levitsky <mlevitsk@redhat.com>
016a62
016a62
The low bits are 1 if the control must be one, the high bits
016a62
are 1 if the control can be one.  Correct the variable names
016a62
as they are very confusing.
016a62
016a62
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
016a62
(cherry picked from commit 49d51b8927a9ea7267f4677a2e92f5046ce74025)
016a62
Signed-off-by: Danilo C. L. de Paula <ddepaula@redhat.com>
016a62
---
016a62
 scripts/kvm/vmxcap | 14 +++++++-------
016a62
 1 file changed, 7 insertions(+), 7 deletions(-)
016a62
016a62
diff --git a/scripts/kvm/vmxcap b/scripts/kvm/vmxcap
016a62
index 99a8146..2db6832 100755
016a62
--- a/scripts/kvm/vmxcap
016a62
+++ b/scripts/kvm/vmxcap
016a62
@@ -51,15 +51,15 @@ class Control(object):
016a62
         return (val & 0xffffffff, val >> 32)
016a62
     def show(self):
016a62
         print(self.name)
016a62
-        mbz, mb1 = self.read2(self.cap_msr)
016a62
-        tmbz, tmb1 = 0, 0
016a62
+        mb1, cb1 = self.read2(self.cap_msr)
016a62
+        tmb1, tcb1 = 0, 0
016a62
         if self.true_cap_msr:
016a62
-            tmbz, tmb1 = self.read2(self.true_cap_msr)
016a62
+            tmb1, tcb1 = self.read2(self.true_cap_msr)
016a62
         for bit in sorted(self.bits.keys()):
016a62
-            zero = not (mbz & (1 << bit))
016a62
-            one = mb1 & (1 << bit)
016a62
-            true_zero = not (tmbz & (1 << bit))
016a62
-            true_one = tmb1 & (1 << bit)
016a62
+            zero = not (mb1 & (1 << bit))
016a62
+            one = cb1 & (1 << bit)
016a62
+            true_zero = not (tmb1 & (1 << bit))
016a62
+            true_one = tcb1 & (1 << bit)
016a62
             s= '?'
016a62
             if (self.true_cap_msr and true_zero and true_one
016a62
                 and one and not zero):
016a62
-- 
016a62
1.8.3.1
016a62