yeahuh / rpms / qemu-kvm

Forked from rpms/qemu-kvm 2 years ago
Clone

Blame SOURCES/kvm-target-i386-add-VMX-features-to-named-CPU-models-RHE.patch

4ec855
From 1163b93bcdbef8e11c276722014d39c3619dbd1b Mon Sep 17 00:00:00 2001
4ec855
From: Paolo Bonzini <pbonzini@redhat.com>
4ec855
Date: Fri, 22 Nov 2019 11:53:48 +0000
4ec855
Subject: [PATCH 15/16] target/i386: add VMX features to named CPU models (RHEL
4ec855
 only)
4ec855
4ec855
RH-Author: Paolo Bonzini <pbonzini@redhat.com>
4ec855
Message-id: <20191122115348.25000-16-pbonzini@redhat.com>
4ec855
Patchwork-id: 92614
4ec855
O-Subject: [RHEL8.2/rhel qemu-kvm PATCH 15/15] target/i386: add VMX features to named CPU models (RHEL only)
4ec855
Bugzilla: 1689270
4ec855
RH-Acked-by: Dr. David Alan Gilbert <dgilbert@redhat.com>
4ec855
RH-Acked-by: Eduardo Habkost <ehabkost@redhat.com>
4ec855
RH-Acked-by: Maxim Levitsky <mlevitsk@redhat.com>
4ec855
4ec855
Upstream has switched to versioned CPU models in order to provide the
4ec855
noTSX and IBRS variants.  In 2.12, VMX features have to be duplicated by
4ec855
hand.
4ec855
4ec855
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
4ec855
Signed-off-by: Danilo C. L. de Paula <ddepaula@redhat.com>
4ec855
---
4ec855
 target/i386/cpu.c | 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++
4ec855
 1 file changed, 538 insertions(+)
4ec855
4ec855
diff --git a/target/i386/cpu.c b/target/i386/cpu.c
4ec855
index 36c9252..3effcf3 100644
4ec855
--- a/target/i386/cpu.c
4ec855
+++ b/target/i386/cpu.c
4ec855
@@ -2212,6 +2212,46 @@ static X86CPUDefinition builtin_x86_defs[] = {
4ec855
             CPUID_EXT2_LM | CPUID_EXT2_SYSCALL | CPUID_EXT2_NX,
4ec855
         .features[FEAT_8000_0001_ECX] =
4ec855
             CPUID_EXT3_LAHF_LM,
4ec855
+        .features[FEAT_VMX_BASIC] = MSR_VMX_BASIC_INS_OUTS |
4ec855
+             MSR_VMX_BASIC_TRUE_CTLS,
4ec855
+        .features[FEAT_VMX_ENTRY_CTLS] = VMX_VM_ENTRY_IA32E_MODE |
4ec855
+             VMX_VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL | VMX_VM_ENTRY_LOAD_IA32_PAT |
4ec855
+             VMX_VM_ENTRY_LOAD_DEBUG_CONTROLS | VMX_VM_ENTRY_LOAD_IA32_EFER,
4ec855
+        .features[FEAT_VMX_EPT_VPID_CAPS] = MSR_VMX_EPT_EXECONLY |
4ec855
+             MSR_VMX_EPT_PAGE_WALK_LENGTH_4 | MSR_VMX_EPT_WB | MSR_VMX_EPT_2MB |
4ec855
+             MSR_VMX_EPT_1GB | MSR_VMX_EPT_INVEPT |
4ec855
+             MSR_VMX_EPT_INVEPT_SINGLE_CONTEXT | MSR_VMX_EPT_INVEPT_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID | MSR_VMX_EPT_INVVPID_SINGLE_ADDR |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT | MSR_VMX_EPT_INVVPID_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT_NOGLOBALS,
4ec855
+        .features[FEAT_VMX_EXIT_CTLS] =
4ec855
+             VMX_VM_EXIT_ACK_INTR_ON_EXIT | VMX_VM_EXIT_SAVE_DEBUG_CONTROLS |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PAT | VMX_VM_EXIT_LOAD_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_IA32_PAT | VMX_VM_EXIT_SAVE_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_MISC] = MSR_VMX_MISC_ACTIVITY_HLT,
4ec855
+        .features[FEAT_VMX_PINBASED_CTLS] = VMX_PIN_BASED_EXT_INTR_MASK |
4ec855
+             VMX_PIN_BASED_NMI_EXITING | VMX_PIN_BASED_VIRTUAL_NMIS |
4ec855
+             VMX_PIN_BASED_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_PROCBASED_CTLS] = VMX_CPU_BASED_VIRTUAL_INTR_PENDING |
4ec855
+             VMX_CPU_BASED_USE_TSC_OFFSETING | VMX_CPU_BASED_HLT_EXITING |
4ec855
+             VMX_CPU_BASED_INVLPG_EXITING | VMX_CPU_BASED_MWAIT_EXITING |
4ec855
+             VMX_CPU_BASED_RDPMC_EXITING | VMX_CPU_BASED_RDTSC_EXITING |
4ec855
+             VMX_CPU_BASED_CR8_LOAD_EXITING | VMX_CPU_BASED_CR8_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_TPR_SHADOW | VMX_CPU_BASED_MOV_DR_EXITING |
4ec855
+             VMX_CPU_BASED_UNCOND_IO_EXITING | VMX_CPU_BASED_USE_IO_BITMAPS |
4ec855
+             VMX_CPU_BASED_MONITOR_EXITING | VMX_CPU_BASED_PAUSE_EXITING |
4ec855
+             VMX_CPU_BASED_VIRTUAL_NMI_PENDING | VMX_CPU_BASED_USE_MSR_BITMAPS |
4ec855
+             VMX_CPU_BASED_CR3_LOAD_EXITING | VMX_CPU_BASED_CR3_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_MONITOR_TRAP_FLAG |
4ec855
+             VMX_CPU_BASED_ACTIVATE_SECONDARY_CONTROLS,
4ec855
+        .features[FEAT_VMX_SECONDARY_CTLS] =
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
4ec855
+             VMX_SECONDARY_EXEC_WBINVD_EXITING | VMX_SECONDARY_EXEC_ENABLE_EPT |
4ec855
+             VMX_SECONDARY_EXEC_DESC | VMX_SECONDARY_EXEC_RDTSCP |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VPID,
4ec855
         .xlevel = 0x80000008,
4ec855
         .model_id = "Intel Core i7 9xx (Nehalem Core i7, IBRS update)",
4ec855
     },
4ec855
@@ -2307,6 +2347,47 @@ static X86CPUDefinition builtin_x86_defs[] = {
4ec855
             CPUID_7_0_EDX_SPEC_CTRL,
4ec855
         .features[FEAT_6_EAX] =
4ec855
             CPUID_6_EAX_ARAT,
4ec855
+        .features[FEAT_VMX_BASIC] = MSR_VMX_BASIC_INS_OUTS |
4ec855
+             MSR_VMX_BASIC_TRUE_CTLS,
4ec855
+        .features[FEAT_VMX_ENTRY_CTLS] = VMX_VM_ENTRY_IA32E_MODE |
4ec855
+             VMX_VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL | VMX_VM_ENTRY_LOAD_IA32_PAT |
4ec855
+             VMX_VM_ENTRY_LOAD_DEBUG_CONTROLS | VMX_VM_ENTRY_LOAD_IA32_EFER,
4ec855
+        .features[FEAT_VMX_EPT_VPID_CAPS] = MSR_VMX_EPT_EXECONLY |
4ec855
+             MSR_VMX_EPT_PAGE_WALK_LENGTH_4 | MSR_VMX_EPT_WB | MSR_VMX_EPT_2MB |
4ec855
+             MSR_VMX_EPT_1GB | MSR_VMX_EPT_INVEPT |
4ec855
+             MSR_VMX_EPT_INVEPT_SINGLE_CONTEXT | MSR_VMX_EPT_INVEPT_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID | MSR_VMX_EPT_INVVPID_SINGLE_ADDR |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT | MSR_VMX_EPT_INVVPID_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT_NOGLOBALS,
4ec855
+        .features[FEAT_VMX_EXIT_CTLS] =
4ec855
+             VMX_VM_EXIT_ACK_INTR_ON_EXIT | VMX_VM_EXIT_SAVE_DEBUG_CONTROLS |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PAT | VMX_VM_EXIT_LOAD_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_IA32_PAT | VMX_VM_EXIT_SAVE_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_MISC] = MSR_VMX_MISC_ACTIVITY_HLT |
4ec855
+             MSR_VMX_MISC_STORE_LMA,
4ec855
+        .features[FEAT_VMX_PINBASED_CTLS] = VMX_PIN_BASED_EXT_INTR_MASK |
4ec855
+             VMX_PIN_BASED_NMI_EXITING | VMX_PIN_BASED_VIRTUAL_NMIS |
4ec855
+             VMX_PIN_BASED_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_PROCBASED_CTLS] = VMX_CPU_BASED_VIRTUAL_INTR_PENDING |
4ec855
+             VMX_CPU_BASED_USE_TSC_OFFSETING | VMX_CPU_BASED_HLT_EXITING |
4ec855
+             VMX_CPU_BASED_INVLPG_EXITING | VMX_CPU_BASED_MWAIT_EXITING |
4ec855
+             VMX_CPU_BASED_RDPMC_EXITING | VMX_CPU_BASED_RDTSC_EXITING |
4ec855
+             VMX_CPU_BASED_CR8_LOAD_EXITING | VMX_CPU_BASED_CR8_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_TPR_SHADOW | VMX_CPU_BASED_MOV_DR_EXITING |
4ec855
+             VMX_CPU_BASED_UNCOND_IO_EXITING | VMX_CPU_BASED_USE_IO_BITMAPS |
4ec855
+             VMX_CPU_BASED_MONITOR_EXITING | VMX_CPU_BASED_PAUSE_EXITING |
4ec855
+             VMX_CPU_BASED_VIRTUAL_NMI_PENDING | VMX_CPU_BASED_USE_MSR_BITMAPS |
4ec855
+             VMX_CPU_BASED_CR3_LOAD_EXITING | VMX_CPU_BASED_CR3_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_MONITOR_TRAP_FLAG |
4ec855
+             VMX_CPU_BASED_ACTIVATE_SECONDARY_CONTROLS,
4ec855
+        .features[FEAT_VMX_SECONDARY_CTLS] =
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
4ec855
+             VMX_SECONDARY_EXEC_WBINVD_EXITING | VMX_SECONDARY_EXEC_ENABLE_EPT |
4ec855
+             VMX_SECONDARY_EXEC_DESC | VMX_SECONDARY_EXEC_RDTSCP |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VPID | VMX_SECONDARY_EXEC_UNRESTRICTED_GUEST,
4ec855
         .xlevel = 0x80000008,
4ec855
         .model_id = "Westmere E56xx/L56xx/X56xx (IBRS update)",
4ec855
     },
4ec855
@@ -2412,6 +2493,47 @@ static X86CPUDefinition builtin_x86_defs[] = {
4ec855
             CPUID_XSAVE_XSAVEOPT,
4ec855
         .features[FEAT_6_EAX] =
4ec855
             CPUID_6_EAX_ARAT,
4ec855
+        .features[FEAT_VMX_BASIC] = MSR_VMX_BASIC_INS_OUTS |
4ec855
+             MSR_VMX_BASIC_TRUE_CTLS,
4ec855
+        .features[FEAT_VMX_ENTRY_CTLS] = VMX_VM_ENTRY_IA32E_MODE |
4ec855
+             VMX_VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL | VMX_VM_ENTRY_LOAD_IA32_PAT |
4ec855
+             VMX_VM_ENTRY_LOAD_DEBUG_CONTROLS | VMX_VM_ENTRY_LOAD_IA32_EFER,
4ec855
+        .features[FEAT_VMX_EPT_VPID_CAPS] = MSR_VMX_EPT_EXECONLY |
4ec855
+             MSR_VMX_EPT_PAGE_WALK_LENGTH_4 | MSR_VMX_EPT_WB | MSR_VMX_EPT_2MB |
4ec855
+             MSR_VMX_EPT_1GB | MSR_VMX_EPT_INVEPT |
4ec855
+             MSR_VMX_EPT_INVEPT_SINGLE_CONTEXT | MSR_VMX_EPT_INVEPT_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID | MSR_VMX_EPT_INVVPID_SINGLE_ADDR |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT | MSR_VMX_EPT_INVVPID_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT_NOGLOBALS,
4ec855
+        .features[FEAT_VMX_EXIT_CTLS] =
4ec855
+             VMX_VM_EXIT_ACK_INTR_ON_EXIT | VMX_VM_EXIT_SAVE_DEBUG_CONTROLS |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PAT | VMX_VM_EXIT_LOAD_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_IA32_PAT | VMX_VM_EXIT_SAVE_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_MISC] = MSR_VMX_MISC_ACTIVITY_HLT |
4ec855
+             MSR_VMX_MISC_STORE_LMA,
4ec855
+        .features[FEAT_VMX_PINBASED_CTLS] = VMX_PIN_BASED_EXT_INTR_MASK |
4ec855
+             VMX_PIN_BASED_NMI_EXITING | VMX_PIN_BASED_VIRTUAL_NMIS |
4ec855
+             VMX_PIN_BASED_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_PROCBASED_CTLS] = VMX_CPU_BASED_VIRTUAL_INTR_PENDING |
4ec855
+             VMX_CPU_BASED_USE_TSC_OFFSETING | VMX_CPU_BASED_HLT_EXITING |
4ec855
+             VMX_CPU_BASED_INVLPG_EXITING | VMX_CPU_BASED_MWAIT_EXITING |
4ec855
+             VMX_CPU_BASED_RDPMC_EXITING | VMX_CPU_BASED_RDTSC_EXITING |
4ec855
+             VMX_CPU_BASED_CR8_LOAD_EXITING | VMX_CPU_BASED_CR8_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_TPR_SHADOW | VMX_CPU_BASED_MOV_DR_EXITING |
4ec855
+             VMX_CPU_BASED_UNCOND_IO_EXITING | VMX_CPU_BASED_USE_IO_BITMAPS |
4ec855
+             VMX_CPU_BASED_MONITOR_EXITING | VMX_CPU_BASED_PAUSE_EXITING |
4ec855
+             VMX_CPU_BASED_VIRTUAL_NMI_PENDING | VMX_CPU_BASED_USE_MSR_BITMAPS |
4ec855
+             VMX_CPU_BASED_CR3_LOAD_EXITING | VMX_CPU_BASED_CR3_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_MONITOR_TRAP_FLAG |
4ec855
+             VMX_CPU_BASED_ACTIVATE_SECONDARY_CONTROLS,
4ec855
+        .features[FEAT_VMX_SECONDARY_CTLS] =
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
4ec855
+             VMX_SECONDARY_EXEC_WBINVD_EXITING | VMX_SECONDARY_EXEC_ENABLE_EPT |
4ec855
+             VMX_SECONDARY_EXEC_DESC | VMX_SECONDARY_EXEC_RDTSCP |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VPID | VMX_SECONDARY_EXEC_UNRESTRICTED_GUEST,
4ec855
         .xlevel = 0x80000008,
4ec855
         .model_id = "Intel Xeon E312xx (Sandy Bridge, IBRS update)",
4ec855
     },
4ec855
@@ -2526,6 +2648,50 @@ static X86CPUDefinition builtin_x86_defs[] = {
4ec855
             CPUID_XSAVE_XSAVEOPT,
4ec855
         .features[FEAT_6_EAX] =
4ec855
             CPUID_6_EAX_ARAT,
4ec855
+        .features[FEAT_VMX_BASIC] = MSR_VMX_BASIC_INS_OUTS |
4ec855
+             MSR_VMX_BASIC_TRUE_CTLS,
4ec855
+        .features[FEAT_VMX_ENTRY_CTLS] = VMX_VM_ENTRY_IA32E_MODE |
4ec855
+             VMX_VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL | VMX_VM_ENTRY_LOAD_IA32_PAT |
4ec855
+             VMX_VM_ENTRY_LOAD_DEBUG_CONTROLS | VMX_VM_ENTRY_LOAD_IA32_EFER,
4ec855
+        .features[FEAT_VMX_EPT_VPID_CAPS] = MSR_VMX_EPT_EXECONLY |
4ec855
+             MSR_VMX_EPT_PAGE_WALK_LENGTH_4 | MSR_VMX_EPT_WB | MSR_VMX_EPT_2MB |
4ec855
+             MSR_VMX_EPT_1GB | MSR_VMX_EPT_INVEPT |
4ec855
+             MSR_VMX_EPT_INVEPT_SINGLE_CONTEXT | MSR_VMX_EPT_INVEPT_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID | MSR_VMX_EPT_INVVPID_SINGLE_ADDR |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT | MSR_VMX_EPT_INVVPID_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT_NOGLOBALS,
4ec855
+        .features[FEAT_VMX_EXIT_CTLS] =
4ec855
+             VMX_VM_EXIT_ACK_INTR_ON_EXIT | VMX_VM_EXIT_SAVE_DEBUG_CONTROLS |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PAT | VMX_VM_EXIT_LOAD_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_IA32_PAT | VMX_VM_EXIT_SAVE_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_MISC] = MSR_VMX_MISC_ACTIVITY_HLT |
4ec855
+             MSR_VMX_MISC_STORE_LMA,
4ec855
+        .features[FEAT_VMX_PINBASED_CTLS] = VMX_PIN_BASED_EXT_INTR_MASK |
4ec855
+             VMX_PIN_BASED_NMI_EXITING | VMX_PIN_BASED_VIRTUAL_NMIS |
4ec855
+             VMX_PIN_BASED_VMX_PREEMPTION_TIMER | VMX_PIN_BASED_POSTED_INTR,
4ec855
+        .features[FEAT_VMX_PROCBASED_CTLS] = VMX_CPU_BASED_VIRTUAL_INTR_PENDING |
4ec855
+             VMX_CPU_BASED_USE_TSC_OFFSETING | VMX_CPU_BASED_HLT_EXITING |
4ec855
+             VMX_CPU_BASED_INVLPG_EXITING | VMX_CPU_BASED_MWAIT_EXITING |
4ec855
+             VMX_CPU_BASED_RDPMC_EXITING | VMX_CPU_BASED_RDTSC_EXITING |
4ec855
+             VMX_CPU_BASED_CR8_LOAD_EXITING | VMX_CPU_BASED_CR8_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_TPR_SHADOW | VMX_CPU_BASED_MOV_DR_EXITING |
4ec855
+             VMX_CPU_BASED_UNCOND_IO_EXITING | VMX_CPU_BASED_USE_IO_BITMAPS |
4ec855
+             VMX_CPU_BASED_MONITOR_EXITING | VMX_CPU_BASED_PAUSE_EXITING |
4ec855
+             VMX_CPU_BASED_VIRTUAL_NMI_PENDING | VMX_CPU_BASED_USE_MSR_BITMAPS |
4ec855
+             VMX_CPU_BASED_CR3_LOAD_EXITING | VMX_CPU_BASED_CR3_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_MONITOR_TRAP_FLAG |
4ec855
+             VMX_CPU_BASED_ACTIVATE_SECONDARY_CONTROLS,
4ec855
+        .features[FEAT_VMX_SECONDARY_CTLS] =
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
4ec855
+             VMX_SECONDARY_EXEC_WBINVD_EXITING | VMX_SECONDARY_EXEC_ENABLE_EPT |
4ec855
+             VMX_SECONDARY_EXEC_DESC | VMX_SECONDARY_EXEC_RDTSCP |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VPID | VMX_SECONDARY_EXEC_UNRESTRICTED_GUEST |
4ec855
+             VMX_SECONDARY_EXEC_APIC_REGISTER_VIRT |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY |
4ec855
+             VMX_SECONDARY_EXEC_RDRAND_EXITING,
4ec855
         .xlevel = 0x80000008,
4ec855
         .model_id = "Intel Xeon E3-12xx v2 (Ivy Bridge, IBRS)",
4ec855
     },
4ec855
@@ -2562,6 +2728,52 @@ static X86CPUDefinition builtin_x86_defs[] = {
4ec855
             CPUID_XSAVE_XSAVEOPT,
4ec855
         .features[FEAT_6_EAX] =
4ec855
             CPUID_6_EAX_ARAT,
4ec855
+        .features[FEAT_VMX_BASIC] = MSR_VMX_BASIC_INS_OUTS |
4ec855
+             MSR_VMX_BASIC_TRUE_CTLS,
4ec855
+        .features[FEAT_VMX_ENTRY_CTLS] = VMX_VM_ENTRY_IA32E_MODE |
4ec855
+             VMX_VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL | VMX_VM_ENTRY_LOAD_IA32_PAT |
4ec855
+             VMX_VM_ENTRY_LOAD_DEBUG_CONTROLS | VMX_VM_ENTRY_LOAD_IA32_EFER,
4ec855
+        .features[FEAT_VMX_EPT_VPID_CAPS] = MSR_VMX_EPT_EXECONLY |
4ec855
+             MSR_VMX_EPT_PAGE_WALK_LENGTH_4 | MSR_VMX_EPT_WB | MSR_VMX_EPT_2MB |
4ec855
+             MSR_VMX_EPT_1GB | MSR_VMX_EPT_INVEPT |
4ec855
+             MSR_VMX_EPT_INVEPT_SINGLE_CONTEXT | MSR_VMX_EPT_INVEPT_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID | MSR_VMX_EPT_INVVPID_SINGLE_ADDR |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT | MSR_VMX_EPT_INVVPID_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT_NOGLOBALS | MSR_VMX_EPT_AD_BITS,
4ec855
+        .features[FEAT_VMX_EXIT_CTLS] =
4ec855
+             VMX_VM_EXIT_ACK_INTR_ON_EXIT | VMX_VM_EXIT_SAVE_DEBUG_CONTROLS |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PAT | VMX_VM_EXIT_LOAD_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_IA32_PAT | VMX_VM_EXIT_SAVE_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_MISC] = MSR_VMX_MISC_ACTIVITY_HLT |
4ec855
+             MSR_VMX_MISC_STORE_LMA | MSR_VMX_MISC_VMWRITE_VMEXIT,
4ec855
+        .features[FEAT_VMX_PINBASED_CTLS] = VMX_PIN_BASED_EXT_INTR_MASK |
4ec855
+             VMX_PIN_BASED_NMI_EXITING | VMX_PIN_BASED_VIRTUAL_NMIS |
4ec855
+             VMX_PIN_BASED_VMX_PREEMPTION_TIMER | VMX_PIN_BASED_POSTED_INTR,
4ec855
+        .features[FEAT_VMX_PROCBASED_CTLS] = VMX_CPU_BASED_VIRTUAL_INTR_PENDING |
4ec855
+             VMX_CPU_BASED_USE_TSC_OFFSETING | VMX_CPU_BASED_HLT_EXITING |
4ec855
+             VMX_CPU_BASED_INVLPG_EXITING | VMX_CPU_BASED_MWAIT_EXITING |
4ec855
+             VMX_CPU_BASED_RDPMC_EXITING | VMX_CPU_BASED_RDTSC_EXITING |
4ec855
+             VMX_CPU_BASED_CR8_LOAD_EXITING | VMX_CPU_BASED_CR8_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_TPR_SHADOW | VMX_CPU_BASED_MOV_DR_EXITING |
4ec855
+             VMX_CPU_BASED_UNCOND_IO_EXITING | VMX_CPU_BASED_USE_IO_BITMAPS |
4ec855
+             VMX_CPU_BASED_MONITOR_EXITING | VMX_CPU_BASED_PAUSE_EXITING |
4ec855
+             VMX_CPU_BASED_VIRTUAL_NMI_PENDING | VMX_CPU_BASED_USE_MSR_BITMAPS |
4ec855
+             VMX_CPU_BASED_CR3_LOAD_EXITING | VMX_CPU_BASED_CR3_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_MONITOR_TRAP_FLAG |
4ec855
+             VMX_CPU_BASED_ACTIVATE_SECONDARY_CONTROLS,
4ec855
+        .features[FEAT_VMX_SECONDARY_CTLS] =
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
4ec855
+             VMX_SECONDARY_EXEC_WBINVD_EXITING | VMX_SECONDARY_EXEC_ENABLE_EPT |
4ec855
+             VMX_SECONDARY_EXEC_DESC | VMX_SECONDARY_EXEC_RDTSCP |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VPID | VMX_SECONDARY_EXEC_UNRESTRICTED_GUEST |
4ec855
+             VMX_SECONDARY_EXEC_APIC_REGISTER_VIRT |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY |
4ec855
+             VMX_SECONDARY_EXEC_RDRAND_EXITING | VMX_SECONDARY_EXEC_ENABLE_INVPCID |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VMFUNC | VMX_SECONDARY_EXEC_SHADOW_VMCS,
4ec855
+        .features[FEAT_VMX_VMFUNC] = MSR_VMX_VMFUNC_EPT_SWITCHING,
4ec855
         .xlevel = 0x80000008,
4ec855
         .model_id = "Intel Core Processor (Haswell, no TSX)",
4ec855
     },
4ec855
@@ -2600,6 +2812,52 @@ static X86CPUDefinition builtin_x86_defs[] = {
4ec855
             CPUID_XSAVE_XSAVEOPT,
4ec855
         .features[FEAT_6_EAX] =
4ec855
             CPUID_6_EAX_ARAT,
4ec855
+        .features[FEAT_VMX_BASIC] = MSR_VMX_BASIC_INS_OUTS |
4ec855
+             MSR_VMX_BASIC_TRUE_CTLS,
4ec855
+        .features[FEAT_VMX_ENTRY_CTLS] = VMX_VM_ENTRY_IA32E_MODE |
4ec855
+             VMX_VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL | VMX_VM_ENTRY_LOAD_IA32_PAT |
4ec855
+             VMX_VM_ENTRY_LOAD_DEBUG_CONTROLS | VMX_VM_ENTRY_LOAD_IA32_EFER,
4ec855
+        .features[FEAT_VMX_EPT_VPID_CAPS] = MSR_VMX_EPT_EXECONLY |
4ec855
+             MSR_VMX_EPT_PAGE_WALK_LENGTH_4 | MSR_VMX_EPT_WB | MSR_VMX_EPT_2MB |
4ec855
+             MSR_VMX_EPT_1GB | MSR_VMX_EPT_INVEPT |
4ec855
+             MSR_VMX_EPT_INVEPT_SINGLE_CONTEXT | MSR_VMX_EPT_INVEPT_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID | MSR_VMX_EPT_INVVPID_SINGLE_ADDR |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT | MSR_VMX_EPT_INVVPID_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT_NOGLOBALS | MSR_VMX_EPT_AD_BITS,
4ec855
+        .features[FEAT_VMX_EXIT_CTLS] =
4ec855
+             VMX_VM_EXIT_ACK_INTR_ON_EXIT | VMX_VM_EXIT_SAVE_DEBUG_CONTROLS |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PAT | VMX_VM_EXIT_LOAD_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_IA32_PAT | VMX_VM_EXIT_SAVE_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_MISC] = MSR_VMX_MISC_ACTIVITY_HLT |
4ec855
+             MSR_VMX_MISC_STORE_LMA | MSR_VMX_MISC_VMWRITE_VMEXIT,
4ec855
+        .features[FEAT_VMX_PINBASED_CTLS] = VMX_PIN_BASED_EXT_INTR_MASK |
4ec855
+             VMX_PIN_BASED_NMI_EXITING | VMX_PIN_BASED_VIRTUAL_NMIS |
4ec855
+             VMX_PIN_BASED_VMX_PREEMPTION_TIMER | VMX_PIN_BASED_POSTED_INTR,
4ec855
+        .features[FEAT_VMX_PROCBASED_CTLS] = VMX_CPU_BASED_VIRTUAL_INTR_PENDING |
4ec855
+             VMX_CPU_BASED_USE_TSC_OFFSETING | VMX_CPU_BASED_HLT_EXITING |
4ec855
+             VMX_CPU_BASED_INVLPG_EXITING | VMX_CPU_BASED_MWAIT_EXITING |
4ec855
+             VMX_CPU_BASED_RDPMC_EXITING | VMX_CPU_BASED_RDTSC_EXITING |
4ec855
+             VMX_CPU_BASED_CR8_LOAD_EXITING | VMX_CPU_BASED_CR8_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_TPR_SHADOW | VMX_CPU_BASED_MOV_DR_EXITING |
4ec855
+             VMX_CPU_BASED_UNCOND_IO_EXITING | VMX_CPU_BASED_USE_IO_BITMAPS |
4ec855
+             VMX_CPU_BASED_MONITOR_EXITING | VMX_CPU_BASED_PAUSE_EXITING |
4ec855
+             VMX_CPU_BASED_VIRTUAL_NMI_PENDING | VMX_CPU_BASED_USE_MSR_BITMAPS |
4ec855
+             VMX_CPU_BASED_CR3_LOAD_EXITING | VMX_CPU_BASED_CR3_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_MONITOR_TRAP_FLAG |
4ec855
+             VMX_CPU_BASED_ACTIVATE_SECONDARY_CONTROLS,
4ec855
+        .features[FEAT_VMX_SECONDARY_CTLS] =
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
4ec855
+             VMX_SECONDARY_EXEC_WBINVD_EXITING | VMX_SECONDARY_EXEC_ENABLE_EPT |
4ec855
+             VMX_SECONDARY_EXEC_DESC | VMX_SECONDARY_EXEC_RDTSCP |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VPID | VMX_SECONDARY_EXEC_UNRESTRICTED_GUEST |
4ec855
+             VMX_SECONDARY_EXEC_APIC_REGISTER_VIRT |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY |
4ec855
+             VMX_SECONDARY_EXEC_RDRAND_EXITING | VMX_SECONDARY_EXEC_ENABLE_INVPCID |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VMFUNC | VMX_SECONDARY_EXEC_SHADOW_VMCS,
4ec855
+        .features[FEAT_VMX_VMFUNC] = MSR_VMX_VMFUNC_EPT_SWITCHING,
4ec855
         .xlevel = 0x80000008,
4ec855
         .model_id = "Intel Core Processor (Haswell, no TSX, IBRS)",
4ec855
     },
4ec855
@@ -2722,6 +2980,52 @@ static X86CPUDefinition builtin_x86_defs[] = {
4ec855
             CPUID_XSAVE_XSAVEOPT,
4ec855
         .features[FEAT_6_EAX] =
4ec855
             CPUID_6_EAX_ARAT,
4ec855
+        .features[FEAT_VMX_BASIC] = MSR_VMX_BASIC_INS_OUTS |
4ec855
+             MSR_VMX_BASIC_TRUE_CTLS,
4ec855
+        .features[FEAT_VMX_ENTRY_CTLS] = VMX_VM_ENTRY_IA32E_MODE |
4ec855
+             VMX_VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL | VMX_VM_ENTRY_LOAD_IA32_PAT |
4ec855
+             VMX_VM_ENTRY_LOAD_DEBUG_CONTROLS | VMX_VM_ENTRY_LOAD_IA32_EFER,
4ec855
+        .features[FEAT_VMX_EPT_VPID_CAPS] = MSR_VMX_EPT_EXECONLY |
4ec855
+             MSR_VMX_EPT_PAGE_WALK_LENGTH_4 | MSR_VMX_EPT_WB | MSR_VMX_EPT_2MB |
4ec855
+             MSR_VMX_EPT_1GB | MSR_VMX_EPT_INVEPT |
4ec855
+             MSR_VMX_EPT_INVEPT_SINGLE_CONTEXT | MSR_VMX_EPT_INVEPT_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID | MSR_VMX_EPT_INVVPID_SINGLE_ADDR |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT | MSR_VMX_EPT_INVVPID_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT_NOGLOBALS | MSR_VMX_EPT_AD_BITS,
4ec855
+        .features[FEAT_VMX_EXIT_CTLS] =
4ec855
+             VMX_VM_EXIT_ACK_INTR_ON_EXIT | VMX_VM_EXIT_SAVE_DEBUG_CONTROLS |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PAT | VMX_VM_EXIT_LOAD_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_IA32_PAT | VMX_VM_EXIT_SAVE_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_MISC] = MSR_VMX_MISC_ACTIVITY_HLT |
4ec855
+             MSR_VMX_MISC_STORE_LMA | MSR_VMX_MISC_VMWRITE_VMEXIT,
4ec855
+        .features[FEAT_VMX_PINBASED_CTLS] = VMX_PIN_BASED_EXT_INTR_MASK |
4ec855
+             VMX_PIN_BASED_NMI_EXITING | VMX_PIN_BASED_VIRTUAL_NMIS |
4ec855
+             VMX_PIN_BASED_VMX_PREEMPTION_TIMER | VMX_PIN_BASED_POSTED_INTR,
4ec855
+        .features[FEAT_VMX_PROCBASED_CTLS] = VMX_CPU_BASED_VIRTUAL_INTR_PENDING |
4ec855
+             VMX_CPU_BASED_USE_TSC_OFFSETING | VMX_CPU_BASED_HLT_EXITING |
4ec855
+             VMX_CPU_BASED_INVLPG_EXITING | VMX_CPU_BASED_MWAIT_EXITING |
4ec855
+             VMX_CPU_BASED_RDPMC_EXITING | VMX_CPU_BASED_RDTSC_EXITING |
4ec855
+             VMX_CPU_BASED_CR8_LOAD_EXITING | VMX_CPU_BASED_CR8_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_TPR_SHADOW | VMX_CPU_BASED_MOV_DR_EXITING |
4ec855
+             VMX_CPU_BASED_UNCOND_IO_EXITING | VMX_CPU_BASED_USE_IO_BITMAPS |
4ec855
+             VMX_CPU_BASED_MONITOR_EXITING | VMX_CPU_BASED_PAUSE_EXITING |
4ec855
+             VMX_CPU_BASED_VIRTUAL_NMI_PENDING | VMX_CPU_BASED_USE_MSR_BITMAPS |
4ec855
+             VMX_CPU_BASED_CR3_LOAD_EXITING | VMX_CPU_BASED_CR3_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_MONITOR_TRAP_FLAG |
4ec855
+             VMX_CPU_BASED_ACTIVATE_SECONDARY_CONTROLS,
4ec855
+        .features[FEAT_VMX_SECONDARY_CTLS] =
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
4ec855
+             VMX_SECONDARY_EXEC_WBINVD_EXITING | VMX_SECONDARY_EXEC_ENABLE_EPT |
4ec855
+             VMX_SECONDARY_EXEC_DESC | VMX_SECONDARY_EXEC_RDTSCP |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VPID | VMX_SECONDARY_EXEC_UNRESTRICTED_GUEST |
4ec855
+             VMX_SECONDARY_EXEC_APIC_REGISTER_VIRT |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY |
4ec855
+             VMX_SECONDARY_EXEC_RDRAND_EXITING | VMX_SECONDARY_EXEC_ENABLE_INVPCID |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VMFUNC | VMX_SECONDARY_EXEC_SHADOW_VMCS,
4ec855
+        .features[FEAT_VMX_VMFUNC] = MSR_VMX_VMFUNC_EPT_SWITCHING,
4ec855
         .xlevel = 0x80000008,
4ec855
         .model_id = "Intel Core Processor (Haswell, IBRS)",
4ec855
     },
4ec855
@@ -2760,6 +3064,53 @@ static X86CPUDefinition builtin_x86_defs[] = {
4ec855
             CPUID_XSAVE_XSAVEOPT,
4ec855
         .features[FEAT_6_EAX] =
4ec855
             CPUID_6_EAX_ARAT,
4ec855
+        .features[FEAT_VMX_BASIC] = MSR_VMX_BASIC_INS_OUTS |
4ec855
+             MSR_VMX_BASIC_TRUE_CTLS,
4ec855
+        .features[FEAT_VMX_ENTRY_CTLS] = VMX_VM_ENTRY_IA32E_MODE |
4ec855
+             VMX_VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL | VMX_VM_ENTRY_LOAD_IA32_PAT |
4ec855
+             VMX_VM_ENTRY_LOAD_DEBUG_CONTROLS | VMX_VM_ENTRY_LOAD_IA32_EFER,
4ec855
+        .features[FEAT_VMX_EPT_VPID_CAPS] = MSR_VMX_EPT_EXECONLY |
4ec855
+             MSR_VMX_EPT_PAGE_WALK_LENGTH_4 | MSR_VMX_EPT_WB | MSR_VMX_EPT_2MB |
4ec855
+             MSR_VMX_EPT_1GB | MSR_VMX_EPT_INVEPT |
4ec855
+             MSR_VMX_EPT_INVEPT_SINGLE_CONTEXT | MSR_VMX_EPT_INVEPT_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID | MSR_VMX_EPT_INVVPID_SINGLE_ADDR |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT | MSR_VMX_EPT_INVVPID_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT_NOGLOBALS | MSR_VMX_EPT_AD_BITS,
4ec855
+        .features[FEAT_VMX_EXIT_CTLS] =
4ec855
+             VMX_VM_EXIT_ACK_INTR_ON_EXIT | VMX_VM_EXIT_SAVE_DEBUG_CONTROLS |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PAT | VMX_VM_EXIT_LOAD_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_IA32_PAT | VMX_VM_EXIT_SAVE_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_MISC] = MSR_VMX_MISC_ACTIVITY_HLT |
4ec855
+             MSR_VMX_MISC_STORE_LMA | MSR_VMX_MISC_VMWRITE_VMEXIT,
4ec855
+        .features[FEAT_VMX_PINBASED_CTLS] = VMX_PIN_BASED_EXT_INTR_MASK |
4ec855
+             VMX_PIN_BASED_NMI_EXITING | VMX_PIN_BASED_VIRTUAL_NMIS |
4ec855
+             VMX_PIN_BASED_VMX_PREEMPTION_TIMER | VMX_PIN_BASED_POSTED_INTR,
4ec855
+        .features[FEAT_VMX_PROCBASED_CTLS] = VMX_CPU_BASED_VIRTUAL_INTR_PENDING |
4ec855
+             VMX_CPU_BASED_USE_TSC_OFFSETING | VMX_CPU_BASED_HLT_EXITING |
4ec855
+             VMX_CPU_BASED_INVLPG_EXITING | VMX_CPU_BASED_MWAIT_EXITING |
4ec855
+             VMX_CPU_BASED_RDPMC_EXITING | VMX_CPU_BASED_RDTSC_EXITING |
4ec855
+             VMX_CPU_BASED_CR8_LOAD_EXITING | VMX_CPU_BASED_CR8_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_TPR_SHADOW | VMX_CPU_BASED_MOV_DR_EXITING |
4ec855
+             VMX_CPU_BASED_UNCOND_IO_EXITING | VMX_CPU_BASED_USE_IO_BITMAPS |
4ec855
+             VMX_CPU_BASED_MONITOR_EXITING | VMX_CPU_BASED_PAUSE_EXITING |
4ec855
+             VMX_CPU_BASED_VIRTUAL_NMI_PENDING | VMX_CPU_BASED_USE_MSR_BITMAPS |
4ec855
+             VMX_CPU_BASED_CR3_LOAD_EXITING | VMX_CPU_BASED_CR3_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_MONITOR_TRAP_FLAG |
4ec855
+             VMX_CPU_BASED_ACTIVATE_SECONDARY_CONTROLS,
4ec855
+        .features[FEAT_VMX_SECONDARY_CTLS] =
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
4ec855
+             VMX_SECONDARY_EXEC_WBINVD_EXITING | VMX_SECONDARY_EXEC_ENABLE_EPT |
4ec855
+             VMX_SECONDARY_EXEC_DESC | VMX_SECONDARY_EXEC_RDTSCP |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VPID | VMX_SECONDARY_EXEC_UNRESTRICTED_GUEST |
4ec855
+             VMX_SECONDARY_EXEC_APIC_REGISTER_VIRT |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY |
4ec855
+             VMX_SECONDARY_EXEC_RDRAND_EXITING | VMX_SECONDARY_EXEC_ENABLE_INVPCID |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VMFUNC | VMX_SECONDARY_EXEC_SHADOW_VMCS |
4ec855
+             VMX_SECONDARY_EXEC_RDSEED_EXITING | VMX_SECONDARY_EXEC_ENABLE_PML,
4ec855
+        .features[FEAT_VMX_VMFUNC] = MSR_VMX_VMFUNC_EPT_SWITCHING,
4ec855
         .xlevel = 0x80000008,
4ec855
         .model_id = "Intel Core Processor (Broadwell, no TSX)",
4ec855
     },
4ec855
@@ -2800,6 +3151,53 @@ static X86CPUDefinition builtin_x86_defs[] = {
4ec855
             CPUID_XSAVE_XSAVEOPT,
4ec855
         .features[FEAT_6_EAX] =
4ec855
             CPUID_6_EAX_ARAT,
4ec855
+        .features[FEAT_VMX_BASIC] = MSR_VMX_BASIC_INS_OUTS |
4ec855
+             MSR_VMX_BASIC_TRUE_CTLS,
4ec855
+        .features[FEAT_VMX_ENTRY_CTLS] = VMX_VM_ENTRY_IA32E_MODE |
4ec855
+             VMX_VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL | VMX_VM_ENTRY_LOAD_IA32_PAT |
4ec855
+             VMX_VM_ENTRY_LOAD_DEBUG_CONTROLS | VMX_VM_ENTRY_LOAD_IA32_EFER,
4ec855
+        .features[FEAT_VMX_EPT_VPID_CAPS] = MSR_VMX_EPT_EXECONLY |
4ec855
+             MSR_VMX_EPT_PAGE_WALK_LENGTH_4 | MSR_VMX_EPT_WB | MSR_VMX_EPT_2MB |
4ec855
+             MSR_VMX_EPT_1GB | MSR_VMX_EPT_INVEPT |
4ec855
+             MSR_VMX_EPT_INVEPT_SINGLE_CONTEXT | MSR_VMX_EPT_INVEPT_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID | MSR_VMX_EPT_INVVPID_SINGLE_ADDR |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT | MSR_VMX_EPT_INVVPID_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT_NOGLOBALS | MSR_VMX_EPT_AD_BITS,
4ec855
+        .features[FEAT_VMX_EXIT_CTLS] =
4ec855
+             VMX_VM_EXIT_ACK_INTR_ON_EXIT | VMX_VM_EXIT_SAVE_DEBUG_CONTROLS |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PAT | VMX_VM_EXIT_LOAD_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_IA32_PAT | VMX_VM_EXIT_SAVE_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_MISC] = MSR_VMX_MISC_ACTIVITY_HLT |
4ec855
+             MSR_VMX_MISC_STORE_LMA | MSR_VMX_MISC_VMWRITE_VMEXIT,
4ec855
+        .features[FEAT_VMX_PINBASED_CTLS] = VMX_PIN_BASED_EXT_INTR_MASK |
4ec855
+             VMX_PIN_BASED_NMI_EXITING | VMX_PIN_BASED_VIRTUAL_NMIS |
4ec855
+             VMX_PIN_BASED_VMX_PREEMPTION_TIMER | VMX_PIN_BASED_POSTED_INTR,
4ec855
+        .features[FEAT_VMX_PROCBASED_CTLS] = VMX_CPU_BASED_VIRTUAL_INTR_PENDING |
4ec855
+             VMX_CPU_BASED_USE_TSC_OFFSETING | VMX_CPU_BASED_HLT_EXITING |
4ec855
+             VMX_CPU_BASED_INVLPG_EXITING | VMX_CPU_BASED_MWAIT_EXITING |
4ec855
+             VMX_CPU_BASED_RDPMC_EXITING | VMX_CPU_BASED_RDTSC_EXITING |
4ec855
+             VMX_CPU_BASED_CR8_LOAD_EXITING | VMX_CPU_BASED_CR8_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_TPR_SHADOW | VMX_CPU_BASED_MOV_DR_EXITING |
4ec855
+             VMX_CPU_BASED_UNCOND_IO_EXITING | VMX_CPU_BASED_USE_IO_BITMAPS |
4ec855
+             VMX_CPU_BASED_MONITOR_EXITING | VMX_CPU_BASED_PAUSE_EXITING |
4ec855
+             VMX_CPU_BASED_VIRTUAL_NMI_PENDING | VMX_CPU_BASED_USE_MSR_BITMAPS |
4ec855
+             VMX_CPU_BASED_CR3_LOAD_EXITING | VMX_CPU_BASED_CR3_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_MONITOR_TRAP_FLAG |
4ec855
+             VMX_CPU_BASED_ACTIVATE_SECONDARY_CONTROLS,
4ec855
+        .features[FEAT_VMX_SECONDARY_CTLS] =
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
4ec855
+             VMX_SECONDARY_EXEC_WBINVD_EXITING | VMX_SECONDARY_EXEC_ENABLE_EPT |
4ec855
+             VMX_SECONDARY_EXEC_DESC | VMX_SECONDARY_EXEC_RDTSCP |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VPID | VMX_SECONDARY_EXEC_UNRESTRICTED_GUEST |
4ec855
+             VMX_SECONDARY_EXEC_APIC_REGISTER_VIRT |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY |
4ec855
+             VMX_SECONDARY_EXEC_RDRAND_EXITING | VMX_SECONDARY_EXEC_ENABLE_INVPCID |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VMFUNC | VMX_SECONDARY_EXEC_SHADOW_VMCS |
4ec855
+             VMX_SECONDARY_EXEC_RDSEED_EXITING | VMX_SECONDARY_EXEC_ENABLE_PML,
4ec855
+        .features[FEAT_VMX_VMFUNC] = MSR_VMX_VMFUNC_EPT_SWITCHING,
4ec855
         .xlevel = 0x80000008,
4ec855
         .model_id = "Intel Core Processor (Broadwell, no TSX, IBRS)",
4ec855
     },
4ec855
@@ -2925,6 +3323,53 @@ static X86CPUDefinition builtin_x86_defs[] = {
4ec855
             CPUID_XSAVE_XSAVEOPT,
4ec855
         .features[FEAT_6_EAX] =
4ec855
             CPUID_6_EAX_ARAT,
4ec855
+        .features[FEAT_VMX_BASIC] = MSR_VMX_BASIC_INS_OUTS |
4ec855
+             MSR_VMX_BASIC_TRUE_CTLS,
4ec855
+        .features[FEAT_VMX_ENTRY_CTLS] = VMX_VM_ENTRY_IA32E_MODE |
4ec855
+             VMX_VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL | VMX_VM_ENTRY_LOAD_IA32_PAT |
4ec855
+             VMX_VM_ENTRY_LOAD_DEBUG_CONTROLS | VMX_VM_ENTRY_LOAD_IA32_EFER,
4ec855
+        .features[FEAT_VMX_EPT_VPID_CAPS] = MSR_VMX_EPT_EXECONLY |
4ec855
+             MSR_VMX_EPT_PAGE_WALK_LENGTH_4 | MSR_VMX_EPT_WB | MSR_VMX_EPT_2MB |
4ec855
+             MSR_VMX_EPT_1GB | MSR_VMX_EPT_INVEPT |
4ec855
+             MSR_VMX_EPT_INVEPT_SINGLE_CONTEXT | MSR_VMX_EPT_INVEPT_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID | MSR_VMX_EPT_INVVPID_SINGLE_ADDR |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT | MSR_VMX_EPT_INVVPID_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT_NOGLOBALS | MSR_VMX_EPT_AD_BITS,
4ec855
+        .features[FEAT_VMX_EXIT_CTLS] =
4ec855
+             VMX_VM_EXIT_ACK_INTR_ON_EXIT | VMX_VM_EXIT_SAVE_DEBUG_CONTROLS |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PAT | VMX_VM_EXIT_LOAD_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_IA32_PAT | VMX_VM_EXIT_SAVE_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_MISC] = MSR_VMX_MISC_ACTIVITY_HLT |
4ec855
+             MSR_VMX_MISC_STORE_LMA | MSR_VMX_MISC_VMWRITE_VMEXIT,
4ec855
+        .features[FEAT_VMX_PINBASED_CTLS] = VMX_PIN_BASED_EXT_INTR_MASK |
4ec855
+             VMX_PIN_BASED_NMI_EXITING | VMX_PIN_BASED_VIRTUAL_NMIS |
4ec855
+             VMX_PIN_BASED_VMX_PREEMPTION_TIMER | VMX_PIN_BASED_POSTED_INTR,
4ec855
+        .features[FEAT_VMX_PROCBASED_CTLS] = VMX_CPU_BASED_VIRTUAL_INTR_PENDING |
4ec855
+             VMX_CPU_BASED_USE_TSC_OFFSETING | VMX_CPU_BASED_HLT_EXITING |
4ec855
+             VMX_CPU_BASED_INVLPG_EXITING | VMX_CPU_BASED_MWAIT_EXITING |
4ec855
+             VMX_CPU_BASED_RDPMC_EXITING | VMX_CPU_BASED_RDTSC_EXITING |
4ec855
+             VMX_CPU_BASED_CR8_LOAD_EXITING | VMX_CPU_BASED_CR8_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_TPR_SHADOW | VMX_CPU_BASED_MOV_DR_EXITING |
4ec855
+             VMX_CPU_BASED_UNCOND_IO_EXITING | VMX_CPU_BASED_USE_IO_BITMAPS |
4ec855
+             VMX_CPU_BASED_MONITOR_EXITING | VMX_CPU_BASED_PAUSE_EXITING |
4ec855
+             VMX_CPU_BASED_VIRTUAL_NMI_PENDING | VMX_CPU_BASED_USE_MSR_BITMAPS |
4ec855
+             VMX_CPU_BASED_CR3_LOAD_EXITING | VMX_CPU_BASED_CR3_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_MONITOR_TRAP_FLAG |
4ec855
+             VMX_CPU_BASED_ACTIVATE_SECONDARY_CONTROLS,
4ec855
+        .features[FEAT_VMX_SECONDARY_CTLS] =
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
4ec855
+             VMX_SECONDARY_EXEC_WBINVD_EXITING | VMX_SECONDARY_EXEC_ENABLE_EPT |
4ec855
+             VMX_SECONDARY_EXEC_DESC | VMX_SECONDARY_EXEC_RDTSCP |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VPID | VMX_SECONDARY_EXEC_UNRESTRICTED_GUEST |
4ec855
+             VMX_SECONDARY_EXEC_APIC_REGISTER_VIRT |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY |
4ec855
+             VMX_SECONDARY_EXEC_RDRAND_EXITING | VMX_SECONDARY_EXEC_ENABLE_INVPCID |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VMFUNC | VMX_SECONDARY_EXEC_SHADOW_VMCS |
4ec855
+             VMX_SECONDARY_EXEC_RDSEED_EXITING | VMX_SECONDARY_EXEC_ENABLE_PML,
4ec855
+        .features[FEAT_VMX_VMFUNC] = MSR_VMX_VMFUNC_EPT_SWITCHING,
4ec855
         .xlevel = 0x80000008,
4ec855
         .model_id = "Intel Core Processor (Broadwell, IBRS)",
4ec855
     },
4ec855
@@ -3062,6 +3507,51 @@ static X86CPUDefinition builtin_x86_defs[] = {
4ec855
             CPUID_XSAVE_XGETBV1,
4ec855
         .features[FEAT_6_EAX] =
4ec855
             CPUID_6_EAX_ARAT,
4ec855
+        /* Missing: Mode-based execute control (XS/XU), processor tracing, TSC scaling */
4ec855
+        .features[FEAT_VMX_BASIC] = MSR_VMX_BASIC_INS_OUTS |
4ec855
+             MSR_VMX_BASIC_TRUE_CTLS,
4ec855
+        .features[FEAT_VMX_ENTRY_CTLS] = VMX_VM_ENTRY_IA32E_MODE |
4ec855
+             VMX_VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL | VMX_VM_ENTRY_LOAD_IA32_PAT |
4ec855
+             VMX_VM_ENTRY_LOAD_DEBUG_CONTROLS | VMX_VM_ENTRY_LOAD_IA32_EFER,
4ec855
+        .features[FEAT_VMX_EPT_VPID_CAPS] = MSR_VMX_EPT_EXECONLY |
4ec855
+             MSR_VMX_EPT_PAGE_WALK_LENGTH_4 | MSR_VMX_EPT_WB | MSR_VMX_EPT_2MB |
4ec855
+             MSR_VMX_EPT_1GB | MSR_VMX_EPT_INVEPT |
4ec855
+             MSR_VMX_EPT_INVEPT_SINGLE_CONTEXT | MSR_VMX_EPT_INVEPT_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID | MSR_VMX_EPT_INVVPID_SINGLE_ADDR |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT | MSR_VMX_EPT_INVVPID_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT_NOGLOBALS | MSR_VMX_EPT_AD_BITS,
4ec855
+        .features[FEAT_VMX_EXIT_CTLS] =
4ec855
+             VMX_VM_EXIT_ACK_INTR_ON_EXIT | VMX_VM_EXIT_SAVE_DEBUG_CONTROLS |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PAT | VMX_VM_EXIT_LOAD_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_IA32_PAT | VMX_VM_EXIT_SAVE_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_MISC] = MSR_VMX_MISC_ACTIVITY_HLT |
4ec855
+             MSR_VMX_MISC_STORE_LMA | MSR_VMX_MISC_VMWRITE_VMEXIT,
4ec855
+        .features[FEAT_VMX_PINBASED_CTLS] = VMX_PIN_BASED_EXT_INTR_MASK |
4ec855
+             VMX_PIN_BASED_NMI_EXITING | VMX_PIN_BASED_VIRTUAL_NMIS |
4ec855
+             VMX_PIN_BASED_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_PROCBASED_CTLS] = VMX_CPU_BASED_VIRTUAL_INTR_PENDING |
4ec855
+             VMX_CPU_BASED_USE_TSC_OFFSETING | VMX_CPU_BASED_HLT_EXITING |
4ec855
+             VMX_CPU_BASED_INVLPG_EXITING | VMX_CPU_BASED_MWAIT_EXITING |
4ec855
+             VMX_CPU_BASED_RDPMC_EXITING | VMX_CPU_BASED_RDTSC_EXITING |
4ec855
+             VMX_CPU_BASED_CR8_LOAD_EXITING | VMX_CPU_BASED_CR8_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_TPR_SHADOW | VMX_CPU_BASED_MOV_DR_EXITING |
4ec855
+             VMX_CPU_BASED_UNCOND_IO_EXITING | VMX_CPU_BASED_USE_IO_BITMAPS |
4ec855
+             VMX_CPU_BASED_MONITOR_EXITING | VMX_CPU_BASED_PAUSE_EXITING |
4ec855
+             VMX_CPU_BASED_VIRTUAL_NMI_PENDING | VMX_CPU_BASED_USE_MSR_BITMAPS |
4ec855
+             VMX_CPU_BASED_CR3_LOAD_EXITING | VMX_CPU_BASED_CR3_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_MONITOR_TRAP_FLAG |
4ec855
+             VMX_CPU_BASED_ACTIVATE_SECONDARY_CONTROLS,
4ec855
+        .features[FEAT_VMX_SECONDARY_CTLS] =
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
4ec855
+             VMX_SECONDARY_EXEC_WBINVD_EXITING | VMX_SECONDARY_EXEC_ENABLE_EPT |
4ec855
+             VMX_SECONDARY_EXEC_DESC | VMX_SECONDARY_EXEC_RDTSCP |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VPID | VMX_SECONDARY_EXEC_UNRESTRICTED_GUEST |
4ec855
+             VMX_SECONDARY_EXEC_RDRAND_EXITING | VMX_SECONDARY_EXEC_ENABLE_INVPCID |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VMFUNC | VMX_SECONDARY_EXEC_SHADOW_VMCS |
4ec855
+             VMX_SECONDARY_EXEC_RDSEED_EXITING | VMX_SECONDARY_EXEC_ENABLE_PML,
4ec855
+        .features[FEAT_VMX_VMFUNC] = MSR_VMX_VMFUNC_EPT_SWITCHING,
4ec855
         .xlevel = 0x80000008,
4ec855
         .model_id = "Intel Core Processor (Skylake, IBRS)",
4ec855
     },
4ec855
@@ -3208,6 +3698,54 @@ static X86CPUDefinition builtin_x86_defs[] = {
4ec855
             CPUID_XSAVE_XGETBV1,
4ec855
         .features[FEAT_6_EAX] =
4ec855
             CPUID_6_EAX_ARAT,
4ec855
+        /* Missing: Mode-based execute control (XS/XU), processor tracing, TSC scaling */
4ec855
+        .features[FEAT_VMX_BASIC] = MSR_VMX_BASIC_INS_OUTS |
4ec855
+             MSR_VMX_BASIC_TRUE_CTLS,
4ec855
+        .features[FEAT_VMX_ENTRY_CTLS] = VMX_VM_ENTRY_IA32E_MODE |
4ec855
+             VMX_VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL | VMX_VM_ENTRY_LOAD_IA32_PAT |
4ec855
+             VMX_VM_ENTRY_LOAD_DEBUG_CONTROLS | VMX_VM_ENTRY_LOAD_IA32_EFER,
4ec855
+        .features[FEAT_VMX_EPT_VPID_CAPS] = MSR_VMX_EPT_EXECONLY |
4ec855
+             MSR_VMX_EPT_PAGE_WALK_LENGTH_4 | MSR_VMX_EPT_WB | MSR_VMX_EPT_2MB |
4ec855
+             MSR_VMX_EPT_1GB | MSR_VMX_EPT_INVEPT |
4ec855
+             MSR_VMX_EPT_INVEPT_SINGLE_CONTEXT | MSR_VMX_EPT_INVEPT_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID | MSR_VMX_EPT_INVVPID_SINGLE_ADDR |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT | MSR_VMX_EPT_INVVPID_ALL_CONTEXT |
4ec855
+             MSR_VMX_EPT_INVVPID_SINGLE_CONTEXT_NOGLOBALS | MSR_VMX_EPT_AD_BITS,
4ec855
+        .features[FEAT_VMX_EXIT_CTLS] =
4ec855
+             VMX_VM_EXIT_ACK_INTR_ON_EXIT | VMX_VM_EXIT_SAVE_DEBUG_CONTROLS |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL |
4ec855
+             VMX_VM_EXIT_LOAD_IA32_PAT | VMX_VM_EXIT_LOAD_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_IA32_PAT | VMX_VM_EXIT_SAVE_IA32_EFER |
4ec855
+             VMX_VM_EXIT_SAVE_VMX_PREEMPTION_TIMER,
4ec855
+        .features[FEAT_VMX_MISC] = MSR_VMX_MISC_ACTIVITY_HLT |
4ec855
+             MSR_VMX_MISC_STORE_LMA | MSR_VMX_MISC_VMWRITE_VMEXIT,
4ec855
+        .features[FEAT_VMX_PINBASED_CTLS] = VMX_PIN_BASED_EXT_INTR_MASK |
4ec855
+             VMX_PIN_BASED_NMI_EXITING | VMX_PIN_BASED_VIRTUAL_NMIS |
4ec855
+             VMX_PIN_BASED_VMX_PREEMPTION_TIMER | VMX_PIN_BASED_POSTED_INTR,
4ec855
+        .features[FEAT_VMX_PROCBASED_CTLS] = VMX_CPU_BASED_VIRTUAL_INTR_PENDING |
4ec855
+             VMX_CPU_BASED_USE_TSC_OFFSETING | VMX_CPU_BASED_HLT_EXITING |
4ec855
+             VMX_CPU_BASED_INVLPG_EXITING | VMX_CPU_BASED_MWAIT_EXITING |
4ec855
+             VMX_CPU_BASED_RDPMC_EXITING | VMX_CPU_BASED_RDTSC_EXITING |
4ec855
+             VMX_CPU_BASED_CR8_LOAD_EXITING | VMX_CPU_BASED_CR8_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_TPR_SHADOW | VMX_CPU_BASED_MOV_DR_EXITING |
4ec855
+             VMX_CPU_BASED_UNCOND_IO_EXITING | VMX_CPU_BASED_USE_IO_BITMAPS |
4ec855
+             VMX_CPU_BASED_MONITOR_EXITING | VMX_CPU_BASED_PAUSE_EXITING |
4ec855
+             VMX_CPU_BASED_VIRTUAL_NMI_PENDING | VMX_CPU_BASED_USE_MSR_BITMAPS |
4ec855
+             VMX_CPU_BASED_CR3_LOAD_EXITING | VMX_CPU_BASED_CR3_STORE_EXITING |
4ec855
+             VMX_CPU_BASED_MONITOR_TRAP_FLAG |
4ec855
+             VMX_CPU_BASED_ACTIVATE_SECONDARY_CONTROLS,
4ec855
+        .features[FEAT_VMX_SECONDARY_CTLS] =
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES |
4ec855
+             VMX_SECONDARY_EXEC_WBINVD_EXITING | VMX_SECONDARY_EXEC_ENABLE_EPT |
4ec855
+             VMX_SECONDARY_EXEC_DESC | VMX_SECONDARY_EXEC_RDTSCP |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VPID | VMX_SECONDARY_EXEC_UNRESTRICTED_GUEST |
4ec855
+             VMX_SECONDARY_EXEC_APIC_REGISTER_VIRT |
4ec855
+             VMX_SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY |
4ec855
+             VMX_SECONDARY_EXEC_RDRAND_EXITING | VMX_SECONDARY_EXEC_ENABLE_INVPCID |
4ec855
+             VMX_SECONDARY_EXEC_ENABLE_VMFUNC | VMX_SECONDARY_EXEC_SHADOW_VMCS |
4ec855
+             VMX_SECONDARY_EXEC_RDSEED_EXITING | VMX_SECONDARY_EXEC_ENABLE_PML,
4ec855
+        .features[FEAT_VMX_VMFUNC] = MSR_VMX_VMFUNC_EPT_SWITCHING,
4ec855
         .xlevel = 0x80000008,
4ec855
         .model_id = "Intel Xeon Processor (Skylake, IBRS)",
4ec855
     },
4ec855
-- 
4ec855
1.8.3.1
4ec855