yeahuh / rpms / qemu-kvm

Forked from rpms/qemu-kvm 2 years ago
Clone

Blame SOURCES/kvm-i386-Define-the-Virt-SSBD-MSR-and-handling-of-it-CVE.patch

169b9a
From eba382cf6a9a9b0003f10ac3da3e638d6f70d492 Mon Sep 17 00:00:00 2001
2a3137
From: Eduardo Habkost <ehabkost@redhat.com>
169b9a
Date: Wed, 13 Jun 2018 18:50:55 +0200
169b9a
Subject: [PATCH 03/17] i386: Define the Virt SSBD MSR and handling of it
2a3137
 (CVE-2018-3639)
2a3137
MIME-Version: 1.0
2a3137
Content-Type: text/plain; charset=UTF-8
2a3137
Content-Transfer-Encoding: 8bit
2a3137
2a3137
RH-Author: Eduardo Habkost <ehabkost@redhat.com>
169b9a
Message-id: <20180613185056.18066-2-ehabkost@redhat.com>
169b9a
Patchwork-id: 80679
169b9a
O-Subject: [RHEL-7.5 qemu-kvm PATCH 1/2] i386: Define the Virt SSBD MSR and handling of it (CVE-2018-3639)
169b9a
Bugzilla: 1584583
2a3137
RH-Acked-by: Igor Mammedov <imammedo@redhat.com>
2a3137
RH-Acked-by: Miroslav Rezanina <mrezanin@redhat.com>
2a3137
2a3137
From: Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>
2a3137
2a3137
"Some AMD processors only support a non-architectural means of enabling
2a3137
speculative store bypass disable (SSBD).  To allow a simplified view of
2a3137
this to a guest, an architectural definition has been created through a new
2a3137
CPUID bit, 0x80000008_EBX[25], and a new MSR, 0xc001011f.  With this, a
2a3137
hypervisor can virtualize the existence of this definition and provide an
2a3137
architectural method for using SSBD to a guest.
2a3137
2a3137
Add the new CPUID feature, the new MSR and update the existing SSBD
2a3137
support to use this MSR when present." (from x86/speculation: Add virtualized
2a3137
speculative store bypass disable support in Linux).
2a3137
2a3137
Signed-off-by: Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>
2a3137
Reviewed-by: Daniel P. Berrangé <berrange@redhat.com>
2a3137
Signed-off-by: Daniel P. Berrangé <berrange@redhat.com>
2a3137
Message-Id: <20180521215424.13520-4-berrange@redhat.com>
2a3137
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
2a3137
(cherry picked from commit cfeea0c021db6234c154dbc723730e81553924ff)
2a3137
Signed-off-by: Miroslav Rezanina <mrezanin@redhat.com>
2a3137
2a3137
Conflicts:
2a3137
    target-i386/kvm.c (MSR code)
2a3137
    target-i386/machine.c (trivial change from
2a3137
        VMStateDescription.needed to VMStateSubsection.needed)
2a3137
2a3137
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
2a3137
---
2a3137
 target-i386/cpu.h     |  2 ++
2a3137
 target-i386/kvm.c     | 17 +++++++++++++++--
2a3137
 target-i386/machine.c | 21 +++++++++++++++++++++
2a3137
 3 files changed, 38 insertions(+), 2 deletions(-)
2a3137
2a3137
diff --git a/target-i386/cpu.h b/target-i386/cpu.h
169b9a
index c72b545..debb0e5 100644
2a3137
--- a/target-i386/cpu.h
2a3137
+++ b/target-i386/cpu.h
2a3137
@@ -305,6 +305,7 @@
2a3137
 #define MSR_IA32_APICBASE_BASE          (0xfffff<<12)
2a3137
 #define MSR_TSC_ADJUST                  0x0000003b
2a3137
 #define MSR_IA32_SPEC_CTRL              0x48
2a3137
+#define MSR_VIRT_SSBD                   0xc001011f
2a3137
 #define MSR_IA32_TSCDEADLINE            0x6e0
2a3137
 
2a3137
 #define MSR_P6_PERFCTR0                 0xc1
169b9a
@@ -1052,6 +1053,7 @@ typedef struct CPUX86State {
2a3137
     uint32_t pkru;
2a3137
 
2a3137
     uint64_t spec_ctrl;
2a3137
+    uint64_t virt_ssbd;
2a3137
 
2a3137
     TPRAccess tpr_access_type;
2a3137
 } CPUX86State;
2a3137
diff --git a/target-i386/kvm.c b/target-i386/kvm.c
169b9a
index a1a49d8..35a9cf4 100644
2a3137
--- a/target-i386/kvm.c
2a3137
+++ b/target-i386/kvm.c
2a3137
@@ -78,6 +78,7 @@ static bool has_msr_hv_tsc;
2a3137
 static bool has_msr_mtrr;
2a3137
 static bool has_msr_xss;
2a3137
 static bool has_msr_spec_ctrl;
2a3137
+static bool has_msr_virt_ssbd;
2a3137
 
2a3137
 static bool has_msr_architectural_pmu;
2a3137
 static uint32_t num_architectural_pmu_counters;
2a3137
@@ -805,6 +806,10 @@ static int kvm_get_supported_msrs(KVMState *s)
2a3137
                     has_msr_spec_ctrl = true;
2a3137
                     continue;
2a3137
                 }
2a3137
+                if (kvm_msr_list->indices[i] == MSR_VIRT_SSBD) {
2a3137
+                    has_msr_virt_ssbd = true;
2a3137
+                    continue;
2a3137
+                }
2a3137
             }
2a3137
         }
2a3137
 
169b9a
@@ -1217,6 +1222,10 @@ static int kvm_put_msrs(X86CPU *cpu, int level)
2a3137
     if (has_msr_spec_ctrl) {
2a3137
         kvm_msr_entry_set(&msrs[n++], MSR_IA32_SPEC_CTRL, env->spec_ctrl);
2a3137
     }
2a3137
+    if (has_msr_virt_ssbd) {
2a3137
+        kvm_msr_entry_set(&msrs[n++], MSR_VIRT_SSBD, env->virt_ssbd);
2a3137
+    }
2a3137
+
2a3137
 #ifdef TARGET_X86_64
2a3137
     if (lm_capable_kernel) {
2a3137
         kvm_msr_entry_set(&msrs[n++], MSR_CSTAR, env->cstar);
169b9a
@@ -1577,8 +1586,9 @@ static int kvm_get_msrs(X86CPU *cpu)
2a3137
     if (has_msr_spec_ctrl) {
2a3137
         msrs[n++].index = MSR_IA32_SPEC_CTRL;
2a3137
     }
2a3137
-
2a3137
-
2a3137
+    if (has_msr_virt_ssbd) {
2a3137
+        msrs[n++].index = MSR_VIRT_SSBD;
2a3137
+    }
2a3137
     if (!env->tsc_valid) {
2a3137
         msrs[n++].index = MSR_IA32_TSC;
2a3137
         env->tsc_valid = !runstate_is_running();
169b9a
@@ -1822,6 +1832,9 @@ static int kvm_get_msrs(X86CPU *cpu)
2a3137
         case MSR_IA32_SPEC_CTRL:
2a3137
             env->spec_ctrl = msrs[i].data;
2a3137
             break;
2a3137
+        case MSR_VIRT_SSBD:
2a3137
+            env->virt_ssbd = msrs[i].data;
2a3137
+            break;
2a3137
         }
2a3137
     }
2a3137
 
2a3137
diff --git a/target-i386/machine.c b/target-i386/machine.c
2a3137
index d883c86..507ab1a 100644
2a3137
--- a/target-i386/machine.c
2a3137
+++ b/target-i386/machine.c
2a3137
@@ -760,6 +760,24 @@ static const VMStateDescription vmstate_spec_ctrl = {
2a3137
     }
2a3137
 };
2a3137
 
2a3137
+static bool virt_ssbd_needed(void *opaque)
2a3137
+{
2a3137
+    X86CPU *cpu = opaque;
2a3137
+    CPUX86State *env = &cpu->env;
2a3137
+
2a3137
+    return env->virt_ssbd != 0;
2a3137
+}
2a3137
+
2a3137
+static const VMStateDescription vmstate_msr_virt_ssbd = {
2a3137
+    .name = "cpu/virt_ssbd",
2a3137
+    .version_id = 1,
2a3137
+    .minimum_version_id = 1,
2a3137
+    .fields = (VMStateField[]){
2a3137
+        VMSTATE_UINT64(env.virt_ssbd, X86CPU),
2a3137
+        VMSTATE_END_OF_LIST()
2a3137
+    }
2a3137
+};
2a3137
+
2a3137
 const VMStateDescription vmstate_x86_cpu = {
2a3137
     .name = "cpu",
2a3137
     .version_id = 12,
2a3137
@@ -917,6 +935,9 @@ const VMStateDescription vmstate_x86_cpu = {
2a3137
         }, {
2a3137
             .vmsd = &vmstate_spec_ctrl,
2a3137
             .needed = spec_ctrl_needed,
2a3137
+        }, {
2a3137
+            .vmsd = &vmstate_msr_virt_ssbd,
2a3137
+            .needed = virt_ssbd_needed,
2a3137
         } , {
2a3137
             /* empty */
2a3137
         }
2a3137
-- 
2a3137
1.8.3.1
2a3137