yeahuh / rpms / qemu-kvm

Forked from rpms/qemu-kvm 2 years ago
Clone
c461a1
From 2ef29c217183a2e16bbc8d209d94a2bb5a009204 Mon Sep 17 00:00:00 2001
c461a1
From: "plai@redhat.com" <plai@redhat.com>
c461a1
Date: Mon, 23 Sep 2019 20:40:20 +0200
c461a1
Subject: [PATCH 04/12] i386: Add new MSR indices for IA32_PRED_CMD and
2ec96d
 IA32_ARCH_CAPABILITIES
2ec96d
c461a1
RH-Author: plai@redhat.com
c461a1
Message-id: <1569271227-28026-4-git-send-email-plai@redhat.com>
c461a1
Patchwork-id: 90862
c461a1
O-Subject: [RHEL7.8 qemu-kvm PATCH v6 03/10] i386: Add new MSR indices for IA32_PRED_CMD and IA32_ARCH_CAPABILITIES
c461a1
Bugzilla: 1709971
c461a1
RH-Acked-by: Eduardo Habkost <ehabkost@redhat.com>
2ec96d
RH-Acked-by: Bandan Das <bsd@redhat.com>
c461a1
RH-Acked-by: Miroslav Rezanina <mrezanin@redhat.com>
2ec96d
2ec96d
From: Robert Hoo <robert.hu@linux.intel.com>
2ec96d
2ec96d
IA32_PRED_CMD MSR gives software a way to issue commands that affect the state
2ec96d
of indirect branch predictors. Enumerated by CPUID.(EAX=7H,ECX=0):EDX[26].
2ec96d
IA32_ARCH_CAPABILITIES MSR enumerates architectural features of RDCL_NO and
2ec96d
IBRS_ALL. Enumerated by CPUID.(EAX=07H, ECX=0):EDX[29].
2ec96d
2ec96d
https://software.intel.com/sites/default/files/managed/c5/63/336996-Speculative-Execution-Side-Channel-Mitigations.pdf
2ec96d
2ec96d
Signed-off-by: Robert Hoo <robert.hu@linux.intel.com>
2ec96d
Message-Id: <1530781798-183214-2-git-send-email-robert.hu@linux.intel.com>
2ec96d
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
2ec96d
(cherry picked from commit 8c80c99fcceabd0708a5a83f08577e778c9419f5)
2ec96d
Signed-off-by: Paul Lai <plai@redhat.com>
2ec96d
Signed-off-by: Miroslav Rezanina <mrezanin@redhat.com>
2ec96d
---
2ec96d
 target-i386/cpu.h | 2 ++
2ec96d
 1 file changed, 2 insertions(+)
2ec96d
2ec96d
diff --git a/target-i386/cpu.h b/target-i386/cpu.h
c461a1
index cbbc34f..0ce479a 100644
2ec96d
--- a/target-i386/cpu.h
2ec96d
+++ b/target-i386/cpu.h
2ec96d
@@ -306,6 +306,8 @@
2ec96d
 #define MSR_TSC_ADJUST                  0x0000003b
2ec96d
 #define MSR_IA32_SPEC_CTRL              0x48
2ec96d
 #define MSR_VIRT_SSBD                   0xc001011f
2ec96d
+#define MSR_IA32_PRED_CMD               0x49
2ec96d
+#define MSR_IA32_ARCH_CAPABILITIES      0x10a
2ec96d
 #define MSR_IA32_TSCDEADLINE            0x6e0
2ec96d
 
2ec96d
 #define MSR_P6_PERFCTR0                 0xc1
2ec96d
-- 
2ec96d
1.8.3.1
2ec96d