thebeanogamer / rpms / qemu-kvm

Forked from rpms/qemu-kvm 5 months ago
Clone
9ae3a8
From 8328cafa2406bcfed728c236fce8e5121f6c0b6d Mon Sep 17 00:00:00 2001
9ae3a8
From: Paolo Bonzini <pbonzini@redhat.com>
9ae3a8
Date: Tue, 5 Nov 2013 15:10:43 +0100
9ae3a8
Subject: [PATCH 52/81] x86: fix migration from pre-version 12
9ae3a8
9ae3a8
RH-Author: Paolo Bonzini <pbonzini@redhat.com>
9ae3a8
Message-id: <1383664244-14818-2-git-send-email-pbonzini@redhat.com>
9ae3a8
Patchwork-id: 55408
9ae3a8
O-Subject: [RHEL 7.0 qemu-kvm PATCH 1/2] x86: fix migration from pre-version 12
9ae3a8
Bugzilla: 1005695
9ae3a8
RH-Acked-by: Alex Williamson <alex.williamson@redhat.com>
9ae3a8
RH-Acked-by: Orit Wasserman <owasserm@redhat.com>
9ae3a8
RH-Acked-by: Eduardo Habkost <ehabkost@redhat.com>
9ae3a8
9ae3a8
On KVM, the KVM_SET_XSAVE would be executed with a 0 xstate_bv,
9ae3a8
and not restore anything.
9ae3a8
9ae3a8
Since FP and SSE data are always valid, set them in xstate_bv at reset
9ae3a8
time.  In fact, that value is the same that KVM_GET_XSAVE returns on
9ae3a8
pre-XSAVE hosts.
9ae3a8
9ae3a8
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
9ae3a8
Signed-off-by: Gleb Natapov <gleb@redhat.com>
9ae3a8
(cherry picked from commit c74f41bbcc83d12787ac42f2c74fc2be54e9f222)
9ae3a8
---
9ae3a8
 target-i386/cpu.c | 1 +
9ae3a8
 target-i386/cpu.h | 4 ++++
9ae3a8
 2 files changed, 5 insertions(+)
9ae3a8
9ae3a8
Signed-off-by: Miroslav Rezanina <mrezanin@redhat.com>
9ae3a8
---
9ae3a8
 target-i386/cpu.c |    1 +
9ae3a8
 target-i386/cpu.h |    4 ++++
9ae3a8
 2 files changed, 5 insertions(+), 0 deletions(-)
9ae3a8
9ae3a8
diff --git a/target-i386/cpu.c b/target-i386/cpu.c
9ae3a8
index 170a46c..bc077ca 100644
9ae3a8
--- a/target-i386/cpu.c
9ae3a8
+++ b/target-i386/cpu.c
9ae3a8
@@ -2269,6 +2269,7 @@ static void x86_cpu_reset(CPUState *s)
9ae3a8
     env->fpuc = 0x37f;
9ae3a8
 
9ae3a8
     env->mxcsr = 0x1f80;
9ae3a8
+    env->xstate_bv = XSTATE_FP | XSTATE_SSE;
9ae3a8
 
9ae3a8
     env->pat = 0x0007040600070406ULL;
9ae3a8
     env->msr_ia32_misc_enable = MSR_IA32_MISC_ENABLE_DEFAULT;
9ae3a8
diff --git a/target-i386/cpu.h b/target-i386/cpu.h
9ae3a8
index 6aebc80..9c55953 100644
9ae3a8
--- a/target-i386/cpu.h
9ae3a8
+++ b/target-i386/cpu.h
9ae3a8
@@ -379,6 +379,10 @@
9ae3a8
 
9ae3a8
 #define MSR_VM_HSAVE_PA                 0xc0010117
9ae3a8
 
9ae3a8
+#define XSTATE_FP                       1
9ae3a8
+#define XSTATE_SSE                      2
9ae3a8
+#define XSTATE_YMM                      4
9ae3a8
+
9ae3a8
 /* CPUID feature words */
9ae3a8
 typedef enum FeatureWord {
9ae3a8
     FEAT_1_EDX,         /* CPUID[1].EDX */
9ae3a8
-- 
9ae3a8
1.7.1
9ae3a8