|
 |
4ec855 |
From 2d44f02611fcb0eddad08d2c5d4361d568fcfd67 Mon Sep 17 00:00:00 2001
|
|
|
4ec855 |
From: "plai@redhat.com" <plai@redhat.com>
|
|
|
4ec855 |
Date: Mon, 1 Jul 2019 16:17:30 +0100
|
|
|
4ec855 |
Subject: [PATCH 01/39] i386: Add new model of Cascadelake-Server
|
|
|
4ec855 |
|
|
|
4ec855 |
RH-Author: plai@redhat.com
|
|
|
4ec855 |
Message-id: <1561997854-9646-2-git-send-email-plai@redhat.com>
|
|
|
4ec855 |
Patchwork-id: 89331
|
|
|
4ec855 |
O-Subject: [RHEL8.1 qemu-kvm PATCH v6 1/5] i386: Add new model of Cascadelake-Server
|
|
|
4ec855 |
Bugzilla: 1629906
|
|
|
4ec855 |
RH-Acked-by: Eduardo Habkost <ehabkost@redhat.com>
|
|
|
4ec855 |
RH-Acked-by: Paolo Bonzini <pbonzini@redhat.com>
|
|
|
4ec855 |
RH-Acked-by: Bandan Das <bsd@redhat.com>
|
|
|
4ec855 |
|
|
|
4ec855 |
From: Tao Xu <tao3.xu@intel.com>
|
|
|
4ec855 |
|
|
|
4ec855 |
New CPU models mostly inherit features from ancestor Skylake-Server,
|
|
|
4ec855 |
while addin new features: AVX512_VNNI, Intel PT.
|
|
|
4ec855 |
SSBD support for speculative execution
|
|
|
4ec855 |
side channel mitigations.
|
|
|
4ec855 |
|
|
|
4ec855 |
Note:
|
|
|
4ec855 |
|
|
|
4ec855 |
On Cascadelake, some capabilities (RDCL_NO, IBRS_ALL, RSBA,
|
|
|
4ec855 |
SKIP_L1DFL_VMENTRY and SSB_NO) are enumerated by MSR.
|
|
|
4ec855 |
These features rely on MSR based feature support patch.
|
|
|
4ec855 |
Will be added later after that patch's in.
|
|
|
4ec855 |
http://lists.nongnu.org/archive/html/qemu-devel/2018-09/msg00074.html
|
|
|
4ec855 |
|
|
|
4ec855 |
Signed-off-by: Tao Xu <tao3.xu@intel.com>
|
|
|
4ec855 |
Message-Id: <20180919031122.28487-2-tao3.xu@intel.com>
|
|
|
4ec855 |
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
|
|
|
4ec855 |
(cherry picked from commit c7a88b52f62b30c04158eeb07f73e3f72221b6a8)
|
|
|
4ec855 |
Signed-off-by: Paul Lai <plai@redhat.com>
|
|
|
4ec855 |
Signed-off-by: Danilo C. L. de Paula <ddepaula@redhat.com>
|
|
|
4ec855 |
---
|
|
|
4ec855 |
target/i386/cpu.c | 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++
|
|
|
4ec855 |
1 file changed, 54 insertions(+)
|
|
|
4ec855 |
|
|
|
4ec855 |
diff --git a/target/i386/cpu.c b/target/i386/cpu.c
|
|
|
4ec855 |
index 5c10093..9ba5288 100644
|
|
|
4ec855 |
--- a/target/i386/cpu.c
|
|
|
4ec855 |
+++ b/target/i386/cpu.c
|
|
|
4ec855 |
@@ -2483,6 +2483,60 @@ static X86CPUDefinition builtin_x86_defs[] = {
|
|
|
4ec855 |
.model_id = "Intel Xeon Processor (Skylake, IBRS)",
|
|
|
4ec855 |
},
|
|
|
4ec855 |
{
|
|
|
4ec855 |
+ .name = "Cascadelake-Server",
|
|
|
4ec855 |
+ .level = 0xd,
|
|
|
4ec855 |
+ .vendor = CPUID_VENDOR_INTEL,
|
|
|
4ec855 |
+ .family = 6,
|
|
|
4ec855 |
+ .model = 85,
|
|
|
4ec855 |
+ .stepping = 5,
|
|
|
4ec855 |
+ .features[FEAT_1_EDX] =
|
|
|
4ec855 |
+ CPUID_VME | CPUID_SSE2 | CPUID_SSE | CPUID_FXSR | CPUID_MMX |
|
|
|
4ec855 |
+ CPUID_CLFLUSH | CPUID_PSE36 | CPUID_PAT | CPUID_CMOV | CPUID_MCA |
|
|
|
4ec855 |
+ CPUID_PGE | CPUID_MTRR | CPUID_SEP | CPUID_APIC | CPUID_CX8 |
|
|
|
4ec855 |
+ CPUID_MCE | CPUID_PAE | CPUID_MSR | CPUID_TSC | CPUID_PSE |
|
|
|
4ec855 |
+ CPUID_DE | CPUID_FP87,
|
|
|
4ec855 |
+ .features[FEAT_1_ECX] =
|
|
|
4ec855 |
+ CPUID_EXT_AVX | CPUID_EXT_XSAVE | CPUID_EXT_AES |
|
|
|
4ec855 |
+ CPUID_EXT_POPCNT | CPUID_EXT_X2APIC | CPUID_EXT_SSE42 |
|
|
|
4ec855 |
+ CPUID_EXT_SSE41 | CPUID_EXT_CX16 | CPUID_EXT_SSSE3 |
|
|
|
4ec855 |
+ CPUID_EXT_PCLMULQDQ | CPUID_EXT_SSE3 |
|
|
|
4ec855 |
+ CPUID_EXT_TSC_DEADLINE_TIMER | CPUID_EXT_FMA | CPUID_EXT_MOVBE |
|
|
|
4ec855 |
+ CPUID_EXT_PCID | CPUID_EXT_F16C | CPUID_EXT_RDRAND,
|
|
|
4ec855 |
+ .features[FEAT_8000_0001_EDX] =
|
|
|
4ec855 |
+ CPUID_EXT2_LM | CPUID_EXT2_PDPE1GB | CPUID_EXT2_RDTSCP |
|
|
|
4ec855 |
+ CPUID_EXT2_NX | CPUID_EXT2_SYSCALL,
|
|
|
4ec855 |
+ .features[FEAT_8000_0001_ECX] =
|
|
|
4ec855 |
+ CPUID_EXT3_ABM | CPUID_EXT3_LAHF_LM | CPUID_EXT3_3DNOWPREFETCH,
|
|
|
4ec855 |
+ .features[FEAT_7_0_EBX] =
|
|
|
4ec855 |
+ CPUID_7_0_EBX_FSGSBASE | CPUID_7_0_EBX_BMI1 |
|
|
|
4ec855 |
+ CPUID_7_0_EBX_HLE | CPUID_7_0_EBX_AVX2 | CPUID_7_0_EBX_SMEP |
|
|
|
4ec855 |
+ CPUID_7_0_EBX_BMI2 | CPUID_7_0_EBX_ERMS | CPUID_7_0_EBX_INVPCID |
|
|
|
4ec855 |
+ CPUID_7_0_EBX_RTM | CPUID_7_0_EBX_RDSEED | CPUID_7_0_EBX_ADX |
|
|
|
4ec855 |
+ CPUID_7_0_EBX_SMAP | CPUID_7_0_EBX_MPX | CPUID_7_0_EBX_CLWB |
|
|
|
4ec855 |
+ CPUID_7_0_EBX_AVX512F | CPUID_7_0_EBX_AVX512DQ |
|
|
|
4ec855 |
+ CPUID_7_0_EBX_AVX512BW | CPUID_7_0_EBX_AVX512CD |
|
|
|
4ec855 |
+ CPUID_7_0_EBX_AVX512VL | CPUID_7_0_EBX_CLFLUSHOPT |
|
|
|
4ec855 |
+ CPUID_7_0_EBX_INTEL_PT,
|
|
|
4ec855 |
+ .features[FEAT_7_0_ECX] =
|
|
|
4ec855 |
+ CPUID_7_0_ECX_PKU | CPUID_7_0_ECX_OSPKE |
|
|
|
4ec855 |
+ CPUID_7_0_ECX_AVX512VNNI,
|
|
|
4ec855 |
+ .features[FEAT_7_0_EDX] =
|
|
|
4ec855 |
+ CPUID_7_0_EDX_SPEC_CTRL | CPUID_7_0_EDX_SPEC_CTRL_SSBD,
|
|
|
4ec855 |
+ /* Missing: XSAVES (not supported by some Linux versions,
|
|
|
4ec855 |
+ * including v4.1 to v4.12).
|
|
|
4ec855 |
+ * KVM doesn't yet expose any XSAVES state save component,
|
|
|
4ec855 |
+ * and the only one defined in Skylake (processor tracing)
|
|
|
4ec855 |
+ * probably will block migration anyway.
|
|
|
4ec855 |
+ */
|
|
|
4ec855 |
+ .features[FEAT_XSAVE] =
|
|
|
4ec855 |
+ CPUID_XSAVE_XSAVEOPT | CPUID_XSAVE_XSAVEC |
|
|
|
4ec855 |
+ CPUID_XSAVE_XGETBV1,
|
|
|
4ec855 |
+ .features[FEAT_6_EAX] =
|
|
|
4ec855 |
+ CPUID_6_EAX_ARAT,
|
|
|
4ec855 |
+ .xlevel = 0x80000008,
|
|
|
4ec855 |
+ .model_id = "Intel Xeon Processor (Cascadelake)",
|
|
|
4ec855 |
+ },
|
|
|
4ec855 |
+ {
|
|
|
4ec855 |
.name = "Icelake-Client",
|
|
|
4ec855 |
.level = 0xd,
|
|
|
4ec855 |
.vendor = CPUID_VENDOR_INTEL,
|
|
|
4ec855 |
--
|
|
|
4ec855 |
1.8.3.1
|
|
|
4ec855 |
|