|
 |
902636 |
From cdafcc1d68110ed172c09c9e6bba42ee15b5a6df Mon Sep 17 00:00:00 2001
|
|
|
902636 |
From: "plai@redhat.com" <plai@redhat.com>
|
|
|
902636 |
Date: Fri, 15 May 2020 18:02:40 +0100
|
|
|
902636 |
Subject: [PATCH 13/17] i386: Add MSR feature bit for MDS-NO
|
|
|
902636 |
|
|
|
902636 |
RH-Author: plai@redhat.com
|
|
|
902636 |
Message-id: <20200515180243.17488-2-plai@redhat.com>
|
|
|
902636 |
Patchwork-id: 96609
|
|
|
902636 |
O-Subject: [RHEL8.2.1 AV qemu-kvm PATCH 1/4] i386: Add MSR feature bit for MDS-NO
|
|
|
902636 |
Bugzilla: 1769912
|
|
|
902636 |
RH-Acked-by: Igor Mammedov <imammedo@redhat.com>
|
|
|
902636 |
RH-Acked-by: Eduardo Habkost <ehabkost@redhat.com>
|
|
|
902636 |
RH-Acked-by: Dr. David Alan Gilbert <dgilbert@redhat.com>
|
|
|
902636 |
|
|
|
902636 |
From: Cathy Zhang <cathy.zhang@intel.com>
|
|
|
902636 |
|
|
|
902636 |
Define MSR_ARCH_CAP_MDS_NO in the IA32_ARCH_CAPABILITIES MSR to allow
|
|
|
902636 |
CPU models to report the feature when host supports it.
|
|
|
902636 |
|
|
|
902636 |
Signed-off-by: Cathy Zhang <cathy.zhang@intel.com>
|
|
|
902636 |
Reviewed-by: Xiaoyao Li <xiaoyao.li@intel.com>
|
|
|
902636 |
Reviewed-by: Tao Xu <tao3.xu@intel.com>
|
|
|
902636 |
Message-Id: <1571729728-23284-2-git-send-email-cathy.zhang@intel.com>
|
|
|
902636 |
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
|
|
|
902636 |
(cherry picked from commit 77b168d221191156c47fcd8d1c47329dfdb9439e)
|
|
|
902636 |
Signed-off-by: Paul Lai <plai@redhat.com>
|
|
|
902636 |
Signed-off-by: Danilo C. L. de Paula <ddepaula@redhat.com>
|
|
|
902636 |
---
|
|
|
902636 |
target/i386/cpu.h | 1 +
|
|
|
902636 |
1 file changed, 1 insertion(+)
|
|
|
902636 |
|
|
|
902636 |
diff --git a/target/i386/cpu.h b/target/i386/cpu.h
|
|
|
902636 |
index 4441061..60304cc 100644
|
|
|
902636 |
--- a/target/i386/cpu.h
|
|
|
902636 |
+++ b/target/i386/cpu.h
|
|
|
902636 |
@@ -839,6 +839,7 @@ typedef uint64_t FeatureWordArray[FEATURE_WORDS];
|
|
|
902636 |
#define MSR_ARCH_CAP_RSBA (1U << 2)
|
|
|
902636 |
#define MSR_ARCH_CAP_SKIP_L1DFL_VMENTRY (1U << 3)
|
|
|
902636 |
#define MSR_ARCH_CAP_SSB_NO (1U << 4)
|
|
|
902636 |
+#define MSR_ARCH_CAP_MDS_NO (1U << 5)
|
|
|
902636 |
|
|
|
902636 |
#define MSR_CORE_CAP_SPLIT_LOCK_DETECT (1U << 5)
|
|
|
902636 |
|
|
|
902636 |
--
|
|
|
902636 |
1.8.3.1
|
|
|
902636 |
|