|
 |
5544c1 |
From 1338a6f18ff9b651c12ee1f7edd1d2b7684bd6aa Mon Sep 17 00:00:00 2001
|
|
|
5544c1 |
From: Richard Henderson <rth@twiddle.net>
|
|
|
5544c1 |
Date: Fri, 21 Sep 2012 10:48:51 -0700
|
|
|
5544c1 |
Subject: [PATCH] tcg-sparc: Fix and enable direct TB chaining.
|
|
|
5544c1 |
|
|
|
5544c1 |
Signed-off-by: Richard Henderson <rth@twiddle.net>
|
|
|
5544c1 |
Signed-off-by: Michael Roth <mdroth@linux.vnet.ibm.com>
|
|
|
5544c1 |
---
|
|
|
5544c1 |
exec-all.h | 9 ++++++---
|
|
|
5544c1 |
tcg/sparc/tcg-target.c | 21 ++++++++++++++++++---
|
|
|
5544c1 |
2 files changed, 24 insertions(+), 6 deletions(-)
|
|
|
5544c1 |
|
|
|
5544c1 |
diff --git a/exec-all.h b/exec-all.h
|
|
|
5544c1 |
index c5d3a13..1f81da7 100644
|
|
|
5544c1 |
--- a/exec-all.h
|
|
|
5544c1 |
+++ b/exec-all.h
|
|
|
5544c1 |
@@ -132,9 +132,10 @@ static inline void tlb_flush(CPUArchState *env, int flush_global)
|
|
|
5544c1 |
#define CODE_GEN_AVG_BLOCK_SIZE 64
|
|
|
5544c1 |
#endif
|
|
|
5544c1 |
|
|
|
5544c1 |
-#if defined(_ARCH_PPC) || defined(__x86_64__) || defined(__arm__) || defined(__i386__)
|
|
|
5544c1 |
-#define USE_DIRECT_JUMP
|
|
|
5544c1 |
-#elif defined(CONFIG_TCG_INTERPRETER)
|
|
|
5544c1 |
+#if defined(__arm__) || defined(_ARCH_PPC) \
|
|
|
5544c1 |
+ || defined(__x86_64__) || defined(__i386__) \
|
|
|
5544c1 |
+ || defined(__sparc__) \
|
|
|
5544c1 |
+ || defined(CONFIG_TCG_INTERPRETER)
|
|
|
5544c1 |
#define USE_DIRECT_JUMP
|
|
|
5544c1 |
#endif
|
|
|
5544c1 |
|
|
|
5544c1 |
@@ -244,6 +245,8 @@ static inline void tb_set_jmp_target1(uintptr_t jmp_addr, uintptr_t addr)
|
|
|
5544c1 |
__asm __volatile__ ("swi 0x9f0002" : : "r" (_beg), "r" (_end), "r" (_flg));
|
|
|
5544c1 |
#endif
|
|
|
5544c1 |
}
|
|
|
5544c1 |
+#elif defined(__sparc__)
|
|
|
5544c1 |
+void tb_set_jmp_target1(uintptr_t jmp_addr, uintptr_t addr);
|
|
|
5544c1 |
#else
|
|
|
5544c1 |
#error tb_set_jmp_target1 is missing
|
|
|
5544c1 |
#endif
|
|
|
5544c1 |
diff --git a/tcg/sparc/tcg-target.c b/tcg/sparc/tcg-target.c
|
|
|
5544c1 |
index 03c385a..1db0c9d 100644
|
|
|
5544c1 |
--- a/tcg/sparc/tcg-target.c
|
|
|
5544c1 |
+++ b/tcg/sparc/tcg-target.c
|
|
|
5544c1 |
@@ -1072,10 +1072,10 @@ static inline void tcg_out_op(TCGContext *s, TCGOpcode opc, const TCGArg *args,
|
|
|
5544c1 |
case INDEX_op_goto_tb:
|
|
|
5544c1 |
if (s->tb_jmp_offset) {
|
|
|
5544c1 |
/* direct jump method */
|
|
|
5544c1 |
- tcg_out_sethi(s, TCG_REG_T1, args[0] & 0xffffe000);
|
|
|
5544c1 |
- tcg_out32(s, JMPL | INSN_RD(TCG_REG_G0) | INSN_RS1(TCG_REG_T1) |
|
|
|
5544c1 |
- INSN_IMM13((args[0] & 0x1fff)));
|
|
|
5544c1 |
+ uint32_t old_insn = *(uint32_t *)s->code_ptr;
|
|
|
5544c1 |
s->tb_jmp_offset[args[0]] = s->code_ptr - s->code_buf;
|
|
|
5544c1 |
+ /* Make sure to preserve links during retranslation. */
|
|
|
5544c1 |
+ tcg_out32(s, CALL | (old_insn & ~INSN_OP(-1)));
|
|
|
5544c1 |
} else {
|
|
|
5544c1 |
/* indirect jump method */
|
|
|
5544c1 |
tcg_out_ld_ptr(s, TCG_REG_T1,
|
|
|
5544c1 |
@@ -1595,3 +1595,18 @@ void tcg_register_jit(void *buf, size_t buf_size)
|
|
|
5544c1 |
|
|
|
5544c1 |
tcg_register_jit_int(buf, buf_size, &debug_frame, sizeof(debug_frame));
|
|
|
5544c1 |
}
|
|
|
5544c1 |
+
|
|
|
5544c1 |
+void tb_set_jmp_target1(uintptr_t jmp_addr, uintptr_t addr)
|
|
|
5544c1 |
+{
|
|
|
5544c1 |
+ uint32_t *ptr = (uint32_t *)jmp_addr;
|
|
|
5544c1 |
+ tcg_target_long disp = (tcg_target_long)(addr - jmp_addr) >> 2;
|
|
|
5544c1 |
+
|
|
|
5544c1 |
+ /* We can reach the entire address space for 32-bit. For 64-bit
|
|
|
5544c1 |
+ the code_gen_buffer can't be larger than 2GB. */
|
|
|
5544c1 |
+ if (TCG_TARGET_REG_BITS == 64 && !check_fit_tl(disp, 30)) {
|
|
|
5544c1 |
+ tcg_abort();
|
|
|
5544c1 |
+ }
|
|
|
5544c1 |
+
|
|
|
5544c1 |
+ *ptr = CALL | (disp & 0x3fffffff);
|
|
|
5544c1 |
+ flush_icache_range(jmp_addr, jmp_addr + 4);
|
|
|
5544c1 |
+}
|
|
|
5544c1 |
--
|
|
|
5544c1 |
1.7.12.1
|
|
|
5544c1 |
|