render / rpms / qemu

Forked from rpms/qemu 9 months ago
Clone

Blame 0082-tcg-sparc-Fix-ADDX-opcode.patch

5544c1
From b92aceeb9604c74e4a66db8ea5dd399d892e94bc Mon Sep 17 00:00:00 2001
5544c1
From: Richard Henderson <rth@twiddle.net>
5544c1
Date: Fri, 23 Mar 2012 23:57:12 +0100
5544c1
Subject: [PATCH] tcg-sparc: Fix ADDX opcode.
5544c1
5544c1
Signed-off-by: Richard Henderson <rth@twiddle.net>
5544c1
Signed-off-by: Michael Roth <mdroth@linux.vnet.ibm.com>
5544c1
---
5544c1
 tcg/sparc/tcg-target.c | 2 +-
5544c1
 1 file changed, 1 insertion(+), 1 deletion(-)
5544c1
5544c1
diff --git a/tcg/sparc/tcg-target.c b/tcg/sparc/tcg-target.c
5544c1
index 608fc46..0a19313 100644
5544c1
--- a/tcg/sparc/tcg-target.c
5544c1
+++ b/tcg/sparc/tcg-target.c
5544c1
@@ -236,7 +236,7 @@ static inline int tcg_target_const_match(tcg_target_long val,
5544c1
 #define ARITH_XOR  (INSN_OP(2) | INSN_OP3(0x03))
5544c1
 #define ARITH_SUB  (INSN_OP(2) | INSN_OP3(0x04))
5544c1
 #define ARITH_SUBCC (INSN_OP(2) | INSN_OP3(0x14))
5544c1
-#define ARITH_ADDX (INSN_OP(2) | INSN_OP3(0x10))
5544c1
+#define ARITH_ADDX (INSN_OP(2) | INSN_OP3(0x08))
5544c1
 #define ARITH_SUBX (INSN_OP(2) | INSN_OP3(0x0c))
5544c1
 #define ARITH_UMUL (INSN_OP(2) | INSN_OP3(0x0a))
5544c1
 #define ARITH_UDIV (INSN_OP(2) | INSN_OP3(0x0e))
5544c1
-- 
5544c1
1.7.12.1
5544c1