krishnanadh / rpms / rasdaemon

Forked from rpms/rasdaemon a year ago
Clone

Blame SOURCES/0048-rasdaemon-add-missing-semicolon-in-hsw_decode_model.patch

a0ebc9
From abf36efe909c4022260cb4016c54d1ec3ec18cb8 Mon Sep 17 00:00:00 2001
a0ebc9
From: Seiichi Ikarashi <s.ikarashi@jp.fujitsu.com>
a0ebc9
Date: Tue, 26 May 2015 11:59:37 -0300
a0ebc9
Subject: [PATCH 08/13] rasdaemon: add missing semicolon in hsw_decode_model()
a0ebc9
a0ebc9
hsw_decode_model() tries to skip decode_bitfield() if IA32_MC4_STATUS indicates
a0ebc9
some internal errors. Unfortunately, here behaves opposite to the intention
a0ebc9
because a semicolon is missing.
a0ebc9
a0ebc9
Signed-off-by: Seiichi Ikarashi <s.ikarashi@jp.fujitsu.com>
a0ebc9
Signed-off-by: Aristeu Rozanski <aris@redhat.com>
a0ebc9
Signed-off-by: Mauro Carvalho Chehab <mchehab@osg.samsung.com>
a0ebc9
---
a0ebc9
 mce-intel-haswell.c | 1 +
a0ebc9
 1 file changed, 1 insertion(+)
a0ebc9
a0ebc9
diff --git a/mce-intel-haswell.c b/mce-intel-haswell.c
a0ebc9
index c32704c..3ac12f2 100644
a0ebc9
--- a/mce-intel-haswell.c
a0ebc9
+++ b/mce-intel-haswell.c
a0ebc9
@@ -137,6 +137,7 @@ void hsw_decode_model(struct ras_events *ras, struct mce_event *e)
a0ebc9
                 }
a0ebc9
                 if (EXTRACT(status, 16, 19))
a0ebc9
                         /* PCU internal error */
a0ebc9
+                        ;
a0ebc9
                 decode_bitfield(e, status, pcu_mc4);
a0ebc9
                 break;
a0ebc9
         case 5:
a0ebc9
-- 
a0ebc9
1.8.3.1
a0ebc9