dcavalca / rpms / qemu

Forked from rpms/qemu 11 months ago
Clone

Blame 0091-tcg-sparc-Add-g-o-registers-to-alloc_order.patch

5544c1
From ca72cdf648b56d851c4bc9145a1abfcbeeec0579 Mon Sep 17 00:00:00 2001
5544c1
From: Richard Henderson <rth@twiddle.net>
5544c1
Date: Sun, 25 Mar 2012 22:43:17 +0200
5544c1
Subject: [PATCH] tcg-sparc: Add %g/%o registers to alloc_order
5544c1
5544c1
Signed-off-by: Richard Henderson <rth@twiddle.net>
5544c1
Signed-off-by: Michael Roth <mdroth@linux.vnet.ibm.com>
5544c1
---
5544c1
 tcg/sparc/tcg-target.c | 13 +++++++++++++
5544c1
 1 file changed, 13 insertions(+)
5544c1
5544c1
diff --git a/tcg/sparc/tcg-target.c b/tcg/sparc/tcg-target.c
5544c1
index d401f8e..03c385a 100644
5544c1
--- a/tcg/sparc/tcg-target.c
5544c1
+++ b/tcg/sparc/tcg-target.c
5544c1
@@ -78,12 +78,25 @@ static const int tcg_target_reg_alloc_order[] = {
5544c1
     TCG_REG_L5,
5544c1
     TCG_REG_L6,
5544c1
     TCG_REG_L7,
5544c1
+
5544c1
     TCG_REG_I0,
5544c1
     TCG_REG_I1,
5544c1
     TCG_REG_I2,
5544c1
     TCG_REG_I3,
5544c1
     TCG_REG_I4,
5544c1
     TCG_REG_I5,
5544c1
+
5544c1
+    TCG_REG_G2,
5544c1
+    TCG_REG_G3,
5544c1
+    TCG_REG_G4,
5544c1
+    TCG_REG_G5,
5544c1
+
5544c1
+    TCG_REG_O0,
5544c1
+    TCG_REG_O1,
5544c1
+    TCG_REG_O2,
5544c1
+    TCG_REG_O3,
5544c1
+    TCG_REG_O4,
5544c1
+    TCG_REG_O5,
5544c1
 };
5544c1
 
5544c1
 static const int tcg_target_call_iarg_regs[6] = {
5544c1
-- 
5544c1
1.7.12.1
5544c1