|
 |
26ba25 |
From c79d36500fdf74bbc87b2475b3a95648ee2dff8a Mon Sep 17 00:00:00 2001
|
|
|
26ba25 |
From: Peter Xu <peterx@redhat.com>
|
|
|
26ba25 |
Date: Thu, 8 Nov 2018 06:29:35 +0000
|
|
|
26ba25 |
Subject: [PATCH 07/35] intel_iommu: introduce vtd_reset_caches()
|
|
|
26ba25 |
|
|
|
26ba25 |
RH-Author: Peter Xu <peterx@redhat.com>
|
|
|
26ba25 |
Message-id: <20181108062938.21143-5-peterx@redhat.com>
|
|
|
26ba25 |
Patchwork-id: 82963
|
|
|
26ba25 |
O-Subject: [RHEL-8 qemu-kvm PATCH 4/7] intel_iommu: introduce vtd_reset_caches()
|
|
|
26ba25 |
Bugzilla: 1625173
|
|
|
26ba25 |
RH-Acked-by: Auger Eric <eric.auger@redhat.com>
|
|
|
26ba25 |
RH-Acked-by: Michael S. Tsirkin <mst@redhat.com>
|
|
|
26ba25 |
RH-Acked-by: Laurent Vivier <lvivier@redhat.com>
|
|
|
26ba25 |
|
|
|
26ba25 |
Bugzilla: 1625173
|
|
|
26ba25 |
|
|
|
26ba25 |
Provide the function and use it in vtd_init(). Used to reset both
|
|
|
26ba25 |
context entry cache and iotlb cache for the whole IOMMU unit.
|
|
|
26ba25 |
|
|
|
26ba25 |
Signed-off-by: Peter Xu <peterx@redhat.com>
|
|
|
26ba25 |
Reviewed-by: Eric Auger <eric.auger@redhat.com>
|
|
|
26ba25 |
Reviewed-by: Jason Wang <jasowang@redhat.com>
|
|
|
26ba25 |
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
|
|
|
26ba25 |
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
|
|
|
26ba25 |
(cherry picked from commit 06aba4ca52fd2c8718b8ba486f22f0aa7c99ed55)
|
|
|
26ba25 |
Signed-off-by: Peter Xu <peterx@redhat.com>
|
|
|
26ba25 |
Signed-off-by: Danilo C. L. de Paula <ddepaula@redhat.com>
|
|
|
26ba25 |
---
|
|
|
26ba25 |
hw/i386/intel_iommu.c | 13 +++++++++----
|
|
|
26ba25 |
1 file changed, 9 insertions(+), 4 deletions(-)
|
|
|
26ba25 |
|
|
|
26ba25 |
diff --git a/hw/i386/intel_iommu.c b/hw/i386/intel_iommu.c
|
|
|
26ba25 |
index aab86e9..48d0ba3 100644
|
|
|
26ba25 |
--- a/hw/i386/intel_iommu.c
|
|
|
26ba25 |
+++ b/hw/i386/intel_iommu.c
|
|
|
26ba25 |
@@ -227,6 +227,14 @@ static void vtd_reset_iotlb(IntelIOMMUState *s)
|
|
|
26ba25 |
vtd_iommu_unlock(s);
|
|
|
26ba25 |
}
|
|
|
26ba25 |
|
|
|
26ba25 |
+static void vtd_reset_caches(IntelIOMMUState *s)
|
|
|
26ba25 |
+{
|
|
|
26ba25 |
+ vtd_iommu_lock(s);
|
|
|
26ba25 |
+ vtd_reset_iotlb_locked(s);
|
|
|
26ba25 |
+ vtd_reset_context_cache_locked(s);
|
|
|
26ba25 |
+ vtd_iommu_unlock(s);
|
|
|
26ba25 |
+}
|
|
|
26ba25 |
+
|
|
|
26ba25 |
static uint64_t vtd_get_iotlb_key(uint64_t gfn, uint16_t source_id,
|
|
|
26ba25 |
uint32_t level)
|
|
|
26ba25 |
{
|
|
|
26ba25 |
@@ -3160,10 +3168,7 @@ static void vtd_init(IntelIOMMUState *s)
|
|
|
26ba25 |
s->cap |= VTD_CAP_CM;
|
|
|
26ba25 |
}
|
|
|
26ba25 |
|
|
|
26ba25 |
- vtd_iommu_lock(s);
|
|
|
26ba25 |
- vtd_reset_context_cache_locked(s);
|
|
|
26ba25 |
- vtd_reset_iotlb_locked(s);
|
|
|
26ba25 |
- vtd_iommu_unlock(s);
|
|
|
26ba25 |
+ vtd_reset_caches(s);
|
|
|
26ba25 |
|
|
|
26ba25 |
/* Define registers with default values and bit semantics */
|
|
|
26ba25 |
vtd_define_long(s, DMAR_VER_REG, 0x10UL, 0, 0);
|
|
|
26ba25 |
--
|
|
|
26ba25 |
1.8.3.1
|
|
|
26ba25 |
|